]>
Commit | Line | Data |
---|---|---|
e1a8d7e2 SR |
1 | /* |
2 | * TI DA850/OMAP-L138 chip specific setup | |
3 | * | |
4 | * Copyright (C) 2009 Texas Instruments Incorporated - http://www.ti.com/ | |
5 | * | |
6 | * Derived from: arch/arm/mach-davinci/da830.c | |
7 | * Original Copyrights follow: | |
8 | * | |
9 | * 2009 (c) MontaVista Software, Inc. This file is licensed under | |
10 | * the terms of the GNU General Public License version 2. This program | |
11 | * is licensed "as is" without any warranty of any kind, whether express | |
12 | * or implied. | |
13 | */ | |
2f8163ba | 14 | #include <linux/gpio.h> |
e1a8d7e2 SR |
15 | #include <linux/init.h> |
16 | #include <linux/clk.h> | |
17 | #include <linux/platform_device.h> | |
683b1e1f | 18 | #include <linux/cpufreq.h> |
35f9acd8 | 19 | #include <linux/regulator/consumer.h> |
f606d38d | 20 | #include <linux/platform_data/gpio-davinci.h> |
e1a8d7e2 SR |
21 | |
22 | #include <asm/mach/map.h> | |
23 | ||
e1a8d7e2 | 24 | #include <mach/psc.h> |
e1a8d7e2 SR |
25 | #include <mach/irqs.h> |
26 | #include <mach/cputype.h> | |
27 | #include <mach/common.h> | |
28 | #include <mach/time.h> | |
29 | #include <mach/da8xx.h> | |
683b1e1f | 30 | #include <mach/cpufreq.h> |
044ca015 | 31 | #include <mach/pm.h> |
e1a8d7e2 SR |
32 | |
33 | #include "clock.h" | |
34 | #include "mux.h" | |
35 | ||
5d36a332 SN |
36 | /* SoC specific clock flags */ |
37 | #define DA850_CLK_ASYNC3 BIT(16) | |
38 | ||
e1a8d7e2 SR |
39 | #define DA850_PLL1_BASE 0x01e1a000 |
40 | #define DA850_TIMER64P2_BASE 0x01f0c000 | |
41 | #define DA850_TIMER64P3_BASE 0x01f0d000 | |
42 | ||
43 | #define DA850_REF_FREQ 24000000 | |
44 | ||
5d36a332 | 45 | #define CFGCHIP3_ASYNC3_CLKSRC BIT(4) |
7aad472b | 46 | #define CFGCHIP3_PLL1_MASTER_LOCK BIT(5) |
683b1e1f SN |
47 | #define CFGCHIP0_PLL_MASTER_LOCK BIT(4) |
48 | ||
49 | static int da850_set_armrate(struct clk *clk, unsigned long rate); | |
50 | static int da850_round_armrate(struct clk *clk, unsigned long rate); | |
51 | static int da850_set_pll0rate(struct clk *clk, unsigned long armrate); | |
5d36a332 | 52 | |
e1a8d7e2 SR |
53 | static struct pll_data pll0_data = { |
54 | .num = 1, | |
55 | .phys_base = DA8XX_PLL0_BASE, | |
56 | .flags = PLL_HAS_PREDIV | PLL_HAS_POSTDIV, | |
57 | }; | |
58 | ||
59 | static struct clk ref_clk = { | |
60 | .name = "ref_clk", | |
61 | .rate = DA850_REF_FREQ, | |
8d54297b | 62 | .set_rate = davinci_simple_set_rate, |
e1a8d7e2 SR |
63 | }; |
64 | ||
65 | static struct clk pll0_clk = { | |
66 | .name = "pll0", | |
67 | .parent = &ref_clk, | |
68 | .pll_data = &pll0_data, | |
69 | .flags = CLK_PLL, | |
683b1e1f | 70 | .set_rate = da850_set_pll0rate, |
e1a8d7e2 SR |
71 | }; |
72 | ||
73 | static struct clk pll0_aux_clk = { | |
74 | .name = "pll0_aux_clk", | |
75 | .parent = &pll0_clk, | |
76 | .flags = CLK_PLL | PRE_PLL, | |
77 | }; | |
78 | ||
09810a85 RT |
79 | static struct clk pll0_sysclk1 = { |
80 | .name = "pll0_sysclk1", | |
81 | .parent = &pll0_clk, | |
82 | .flags = CLK_PLL, | |
83 | .div_reg = PLLDIV1, | |
84 | }; | |
85 | ||
e1a8d7e2 SR |
86 | static struct clk pll0_sysclk2 = { |
87 | .name = "pll0_sysclk2", | |
88 | .parent = &pll0_clk, | |
89 | .flags = CLK_PLL, | |
90 | .div_reg = PLLDIV2, | |
91 | }; | |
92 | ||
93 | static struct clk pll0_sysclk3 = { | |
94 | .name = "pll0_sysclk3", | |
95 | .parent = &pll0_clk, | |
96 | .flags = CLK_PLL, | |
97 | .div_reg = PLLDIV3, | |
b987c4b2 SN |
98 | .set_rate = davinci_set_sysclk_rate, |
99 | .maxrate = 100000000, | |
e1a8d7e2 SR |
100 | }; |
101 | ||
102 | static struct clk pll0_sysclk4 = { | |
103 | .name = "pll0_sysclk4", | |
104 | .parent = &pll0_clk, | |
105 | .flags = CLK_PLL, | |
106 | .div_reg = PLLDIV4, | |
107 | }; | |
108 | ||
109 | static struct clk pll0_sysclk5 = { | |
110 | .name = "pll0_sysclk5", | |
111 | .parent = &pll0_clk, | |
112 | .flags = CLK_PLL, | |
113 | .div_reg = PLLDIV5, | |
114 | }; | |
115 | ||
116 | static struct clk pll0_sysclk6 = { | |
117 | .name = "pll0_sysclk6", | |
118 | .parent = &pll0_clk, | |
119 | .flags = CLK_PLL, | |
120 | .div_reg = PLLDIV6, | |
121 | }; | |
122 | ||
123 | static struct clk pll0_sysclk7 = { | |
124 | .name = "pll0_sysclk7", | |
125 | .parent = &pll0_clk, | |
126 | .flags = CLK_PLL, | |
127 | .div_reg = PLLDIV7, | |
128 | }; | |
129 | ||
130 | static struct pll_data pll1_data = { | |
131 | .num = 2, | |
132 | .phys_base = DA850_PLL1_BASE, | |
133 | .flags = PLL_HAS_POSTDIV, | |
134 | }; | |
135 | ||
136 | static struct clk pll1_clk = { | |
137 | .name = "pll1", | |
138 | .parent = &ref_clk, | |
139 | .pll_data = &pll1_data, | |
140 | .flags = CLK_PLL, | |
141 | }; | |
142 | ||
143 | static struct clk pll1_aux_clk = { | |
144 | .name = "pll1_aux_clk", | |
145 | .parent = &pll1_clk, | |
146 | .flags = CLK_PLL | PRE_PLL, | |
147 | }; | |
148 | ||
149 | static struct clk pll1_sysclk2 = { | |
150 | .name = "pll1_sysclk2", | |
151 | .parent = &pll1_clk, | |
152 | .flags = CLK_PLL, | |
153 | .div_reg = PLLDIV2, | |
154 | }; | |
155 | ||
156 | static struct clk pll1_sysclk3 = { | |
157 | .name = "pll1_sysclk3", | |
158 | .parent = &pll1_clk, | |
159 | .flags = CLK_PLL, | |
160 | .div_reg = PLLDIV3, | |
161 | }; | |
162 | ||
e1a8d7e2 SR |
163 | static struct clk i2c0_clk = { |
164 | .name = "i2c0", | |
165 | .parent = &pll0_aux_clk, | |
166 | }; | |
167 | ||
168 | static struct clk timerp64_0_clk = { | |
169 | .name = "timer0", | |
170 | .parent = &pll0_aux_clk, | |
171 | }; | |
172 | ||
173 | static struct clk timerp64_1_clk = { | |
174 | .name = "timer1", | |
175 | .parent = &pll0_aux_clk, | |
176 | }; | |
177 | ||
178 | static struct clk arm_rom_clk = { | |
179 | .name = "arm_rom", | |
180 | .parent = &pll0_sysclk2, | |
181 | .lpsc = DA8XX_LPSC0_ARM_RAM_ROM, | |
182 | .flags = ALWAYS_ENABLED, | |
183 | }; | |
184 | ||
185 | static struct clk tpcc0_clk = { | |
186 | .name = "tpcc0", | |
187 | .parent = &pll0_sysclk2, | |
188 | .lpsc = DA8XX_LPSC0_TPCC, | |
189 | .flags = ALWAYS_ENABLED | CLK_PSC, | |
190 | }; | |
191 | ||
192 | static struct clk tptc0_clk = { | |
193 | .name = "tptc0", | |
194 | .parent = &pll0_sysclk2, | |
195 | .lpsc = DA8XX_LPSC0_TPTC0, | |
196 | .flags = ALWAYS_ENABLED, | |
197 | }; | |
198 | ||
199 | static struct clk tptc1_clk = { | |
200 | .name = "tptc1", | |
201 | .parent = &pll0_sysclk2, | |
202 | .lpsc = DA8XX_LPSC0_TPTC1, | |
203 | .flags = ALWAYS_ENABLED, | |
204 | }; | |
205 | ||
206 | static struct clk tpcc1_clk = { | |
207 | .name = "tpcc1", | |
208 | .parent = &pll0_sysclk2, | |
209 | .lpsc = DA850_LPSC1_TPCC1, | |
789a785e | 210 | .gpsc = 1, |
e1a8d7e2 | 211 | .flags = CLK_PSC | ALWAYS_ENABLED, |
e1a8d7e2 SR |
212 | }; |
213 | ||
214 | static struct clk tptc2_clk = { | |
215 | .name = "tptc2", | |
216 | .parent = &pll0_sysclk2, | |
217 | .lpsc = DA850_LPSC1_TPTC2, | |
789a785e | 218 | .gpsc = 1, |
e1a8d7e2 | 219 | .flags = ALWAYS_ENABLED, |
e1a8d7e2 SR |
220 | }; |
221 | ||
8e0d72d2 MP |
222 | static struct clk pruss_clk = { |
223 | .name = "pruss", | |
224 | .parent = &pll0_sysclk2, | |
225 | .lpsc = DA8XX_LPSC0_PRUSS, | |
226 | }; | |
227 | ||
e1a8d7e2 SR |
228 | static struct clk uart0_clk = { |
229 | .name = "uart0", | |
230 | .parent = &pll0_sysclk2, | |
231 | .lpsc = DA8XX_LPSC0_UART0, | |
232 | }; | |
233 | ||
234 | static struct clk uart1_clk = { | |
235 | .name = "uart1", | |
236 | .parent = &pll0_sysclk2, | |
237 | .lpsc = DA8XX_LPSC1_UART1, | |
789a785e | 238 | .gpsc = 1, |
5d36a332 | 239 | .flags = DA850_CLK_ASYNC3, |
e1a8d7e2 SR |
240 | }; |
241 | ||
242 | static struct clk uart2_clk = { | |
243 | .name = "uart2", | |
244 | .parent = &pll0_sysclk2, | |
245 | .lpsc = DA8XX_LPSC1_UART2, | |
789a785e | 246 | .gpsc = 1, |
5d36a332 | 247 | .flags = DA850_CLK_ASYNC3, |
e1a8d7e2 SR |
248 | }; |
249 | ||
250 | static struct clk aintc_clk = { | |
251 | .name = "aintc", | |
252 | .parent = &pll0_sysclk4, | |
253 | .lpsc = DA8XX_LPSC0_AINTC, | |
254 | .flags = ALWAYS_ENABLED, | |
255 | }; | |
256 | ||
257 | static struct clk gpio_clk = { | |
258 | .name = "gpio", | |
259 | .parent = &pll0_sysclk4, | |
260 | .lpsc = DA8XX_LPSC1_GPIO, | |
789a785e | 261 | .gpsc = 1, |
e1a8d7e2 SR |
262 | }; |
263 | ||
264 | static struct clk i2c1_clk = { | |
265 | .name = "i2c1", | |
266 | .parent = &pll0_sysclk4, | |
267 | .lpsc = DA8XX_LPSC1_I2C, | |
789a785e | 268 | .gpsc = 1, |
e1a8d7e2 SR |
269 | }; |
270 | ||
271 | static struct clk emif3_clk = { | |
272 | .name = "emif3", | |
273 | .parent = &pll0_sysclk5, | |
274 | .lpsc = DA8XX_LPSC1_EMIF3C, | |
789a785e | 275 | .gpsc = 1, |
e1a8d7e2 | 276 | .flags = ALWAYS_ENABLED, |
e1a8d7e2 SR |
277 | }; |
278 | ||
279 | static struct clk arm_clk = { | |
280 | .name = "arm", | |
281 | .parent = &pll0_sysclk6, | |
282 | .lpsc = DA8XX_LPSC0_ARM, | |
283 | .flags = ALWAYS_ENABLED, | |
683b1e1f SN |
284 | .set_rate = da850_set_armrate, |
285 | .round_rate = da850_round_armrate, | |
e1a8d7e2 SR |
286 | }; |
287 | ||
288 | static struct clk rmii_clk = { | |
289 | .name = "rmii", | |
290 | .parent = &pll0_sysclk7, | |
291 | }; | |
292 | ||
5a4b1315 SR |
293 | static struct clk emac_clk = { |
294 | .name = "emac", | |
295 | .parent = &pll0_sysclk4, | |
296 | .lpsc = DA8XX_LPSC1_CPGMAC, | |
789a785e | 297 | .gpsc = 1, |
5a4b1315 SR |
298 | }; |
299 | ||
491214e1 C |
300 | static struct clk mcasp_clk = { |
301 | .name = "mcasp", | |
302 | .parent = &pll0_sysclk2, | |
303 | .lpsc = DA8XX_LPSC1_McASP0, | |
789a785e | 304 | .gpsc = 1, |
51157ed8 | 305 | .flags = DA850_CLK_ASYNC3, |
491214e1 C |
306 | }; |
307 | ||
5cbdf276 SR |
308 | static struct clk lcdc_clk = { |
309 | .name = "lcdc", | |
310 | .parent = &pll0_sysclk2, | |
311 | .lpsc = DA8XX_LPSC1_LCDC, | |
789a785e | 312 | .gpsc = 1, |
5cbdf276 SR |
313 | }; |
314 | ||
051a6687 JK |
315 | static struct clk mmcsd0_clk = { |
316 | .name = "mmcsd0", | |
700691f2 SR |
317 | .parent = &pll0_sysclk2, |
318 | .lpsc = DA8XX_LPSC0_MMC_SD, | |
319 | }; | |
320 | ||
051a6687 JK |
321 | static struct clk mmcsd1_clk = { |
322 | .name = "mmcsd1", | |
323 | .parent = &pll0_sysclk2, | |
324 | .lpsc = DA850_LPSC1_MMC_SD1, | |
325 | .gpsc = 1, | |
326 | }; | |
327 | ||
38beb929 SR |
328 | static struct clk aemif_clk = { |
329 | .name = "aemif", | |
330 | .parent = &pll0_sysclk3, | |
331 | .lpsc = DA8XX_LPSC0_EMIF25, | |
332 | .flags = ALWAYS_ENABLED, | |
333 | }; | |
334 | ||
5efe330a VR |
335 | static struct clk usb11_clk = { |
336 | .name = "usb11", | |
337 | .parent = &pll0_sysclk4, | |
338 | .lpsc = DA8XX_LPSC1_USB11, | |
339 | .gpsc = 1, | |
340 | }; | |
341 | ||
342 | static struct clk usb20_clk = { | |
343 | .name = "usb20", | |
344 | .parent = &pll0_sysclk2, | |
345 | .lpsc = DA8XX_LPSC1_USB20, | |
346 | .gpsc = 1, | |
347 | }; | |
348 | ||
12d35cf3 MW |
349 | static struct clk spi0_clk = { |
350 | .name = "spi0", | |
351 | .parent = &pll0_sysclk2, | |
352 | .lpsc = DA8XX_LPSC0_SPI0, | |
353 | }; | |
354 | ||
355 | static struct clk spi1_clk = { | |
356 | .name = "spi1", | |
357 | .parent = &pll0_sysclk2, | |
358 | .lpsc = DA8XX_LPSC1_SPI1, | |
359 | .gpsc = 1, | |
360 | .flags = DA850_CLK_ASYNC3, | |
361 | }; | |
362 | ||
154d54a8 MH |
363 | static struct clk vpif_clk = { |
364 | .name = "vpif", | |
365 | .parent = &pll0_sysclk2, | |
366 | .lpsc = DA850_LPSC1_VPIF, | |
367 | .gpsc = 1, | |
368 | }; | |
369 | ||
cbb2c961 SN |
370 | static struct clk sata_clk = { |
371 | .name = "sata", | |
372 | .parent = &pll0_sysclk2, | |
373 | .lpsc = DA850_LPSC1_SATA, | |
374 | .gpsc = 1, | |
375 | .flags = PSC_FORCE, | |
376 | }; | |
377 | ||
09810a85 RT |
378 | static struct clk dsp_clk = { |
379 | .name = "dsp", | |
380 | .parent = &pll0_sysclk1, | |
381 | .domain = DAVINCI_GPSC_DSPDOMAIN, | |
382 | .lpsc = DA8XX_LPSC0_GEM, | |
383 | .flags = PSC_LRST | PSC_FORCE, | |
384 | }; | |
385 | ||
bb170e61 PA |
386 | static struct clk ehrpwm_clk = { |
387 | .name = "ehrpwm", | |
388 | .parent = &pll0_sysclk2, | |
389 | .lpsc = DA8XX_LPSC1_PWM, | |
390 | .gpsc = 1, | |
391 | .flags = DA850_CLK_ASYNC3, | |
392 | }; | |
393 | ||
394 | #define DA8XX_EHRPWM_TBCLKSYNC BIT(12) | |
395 | ||
396 | static void ehrpwm_tblck_enable(struct clk *clk) | |
397 | { | |
398 | u32 val; | |
399 | ||
400 | val = readl(DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP1_REG)); | |
401 | val |= DA8XX_EHRPWM_TBCLKSYNC; | |
402 | writel(val, DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP1_REG)); | |
403 | } | |
404 | ||
405 | static void ehrpwm_tblck_disable(struct clk *clk) | |
406 | { | |
407 | u32 val; | |
408 | ||
409 | val = readl(DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP1_REG)); | |
410 | val &= ~DA8XX_EHRPWM_TBCLKSYNC; | |
411 | writel(val, DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP1_REG)); | |
412 | } | |
413 | ||
414 | static struct clk ehrpwm_tbclk = { | |
415 | .name = "ehrpwm_tbclk", | |
416 | .parent = &ehrpwm_clk, | |
417 | .clk_enable = ehrpwm_tblck_enable, | |
418 | .clk_disable = ehrpwm_tblck_disable, | |
419 | }; | |
420 | ||
421 | static struct clk ecap_clk = { | |
422 | .name = "ecap", | |
423 | .parent = &pll0_sysclk2, | |
424 | .lpsc = DA8XX_LPSC1_ECAP, | |
425 | .gpsc = 1, | |
426 | .flags = DA850_CLK_ASYNC3, | |
427 | }; | |
428 | ||
08aca087 | 429 | static struct clk_lookup da850_clks[] = { |
e1a8d7e2 SR |
430 | CLK(NULL, "ref", &ref_clk), |
431 | CLK(NULL, "pll0", &pll0_clk), | |
432 | CLK(NULL, "pll0_aux", &pll0_aux_clk), | |
09810a85 | 433 | CLK(NULL, "pll0_sysclk1", &pll0_sysclk1), |
e1a8d7e2 SR |
434 | CLK(NULL, "pll0_sysclk2", &pll0_sysclk2), |
435 | CLK(NULL, "pll0_sysclk3", &pll0_sysclk3), | |
436 | CLK(NULL, "pll0_sysclk4", &pll0_sysclk4), | |
437 | CLK(NULL, "pll0_sysclk5", &pll0_sysclk5), | |
438 | CLK(NULL, "pll0_sysclk6", &pll0_sysclk6), | |
439 | CLK(NULL, "pll0_sysclk7", &pll0_sysclk7), | |
440 | CLK(NULL, "pll1", &pll1_clk), | |
441 | CLK(NULL, "pll1_aux", &pll1_aux_clk), | |
442 | CLK(NULL, "pll1_sysclk2", &pll1_sysclk2), | |
443 | CLK(NULL, "pll1_sysclk3", &pll1_sysclk3), | |
e1a8d7e2 SR |
444 | CLK("i2c_davinci.1", NULL, &i2c0_clk), |
445 | CLK(NULL, "timer0", &timerp64_0_clk), | |
84374812 | 446 | CLK("davinci-wdt", NULL, &timerp64_1_clk), |
e1a8d7e2 SR |
447 | CLK(NULL, "arm_rom", &arm_rom_clk), |
448 | CLK(NULL, "tpcc0", &tpcc0_clk), | |
449 | CLK(NULL, "tptc0", &tptc0_clk), | |
450 | CLK(NULL, "tptc1", &tptc1_clk), | |
451 | CLK(NULL, "tpcc1", &tpcc1_clk), | |
452 | CLK(NULL, "tptc2", &tptc2_clk), | |
8e0d72d2 | 453 | CLK("pruss_uio", "pruss", &pruss_clk), |
19955c3d MP |
454 | CLK("serial8250.0", NULL, &uart0_clk), |
455 | CLK("serial8250.1", NULL, &uart1_clk), | |
456 | CLK("serial8250.2", NULL, &uart2_clk), | |
e1a8d7e2 SR |
457 | CLK(NULL, "aintc", &aintc_clk), |
458 | CLK(NULL, "gpio", &gpio_clk), | |
459 | CLK("i2c_davinci.2", NULL, &i2c1_clk), | |
460 | CLK(NULL, "emif3", &emif3_clk), | |
461 | CLK(NULL, "arm", &arm_clk), | |
462 | CLK(NULL, "rmii", &rmii_clk), | |
5a4b1315 | 463 | CLK("davinci_emac.1", NULL, &emac_clk), |
46c18334 | 464 | CLK("davinci_mdio.0", "fck", &emac_clk), |
491214e1 | 465 | CLK("davinci-mcasp.0", NULL, &mcasp_clk), |
81cec3c7 | 466 | CLK("da8xx_lcdc.0", "fck", &lcdc_clk), |
d7ca4c75 MP |
467 | CLK("da830-mmc.0", NULL, &mmcsd0_clk), |
468 | CLK("da830-mmc.1", NULL, &mmcsd1_clk), | |
38beb929 | 469 | CLK(NULL, "aemif", &aemif_clk), |
5efe330a VR |
470 | CLK(NULL, "usb11", &usb11_clk), |
471 | CLK(NULL, "usb20", &usb20_clk), | |
12d35cf3 MW |
472 | CLK("spi_davinci.0", NULL, &spi0_clk), |
473 | CLK("spi_davinci.1", NULL, &spi1_clk), | |
154d54a8 | 474 | CLK("vpif", NULL, &vpif_clk), |
080c492d | 475 | CLK("ahci_da850", NULL, &sata_clk), |
09810a85 | 476 | CLK("davinci-rproc.0", NULL, &dsp_clk), |
bb170e61 PA |
477 | CLK("ehrpwm", "fck", &ehrpwm_clk), |
478 | CLK("ehrpwm", "tbclk", &ehrpwm_tbclk), | |
479 | CLK("ecap", "fck", &ecap_clk), | |
e1a8d7e2 SR |
480 | CLK(NULL, NULL, NULL), |
481 | }; | |
482 | ||
483 | /* | |
484 | * Device specific mux setup | |
485 | * | |
486 | * soc description mux mode mode mux dbg | |
487 | * reg offset mask mode | |
488 | */ | |
489 | static const struct mux_config da850_pins[] = { | |
490 | #ifdef CONFIG_DAVINCI_MUX | |
491 | /* UART0 function */ | |
492 | MUX_CFG(DA850, NUART0_CTS, 3, 24, 15, 2, false) | |
493 | MUX_CFG(DA850, NUART0_RTS, 3, 28, 15, 2, false) | |
494 | MUX_CFG(DA850, UART0_RXD, 3, 16, 15, 2, false) | |
495 | MUX_CFG(DA850, UART0_TXD, 3, 20, 15, 2, false) | |
496 | /* UART1 function */ | |
497 | MUX_CFG(DA850, UART1_RXD, 4, 24, 15, 2, false) | |
498 | MUX_CFG(DA850, UART1_TXD, 4, 28, 15, 2, false) | |
499 | /* UART2 function */ | |
500 | MUX_CFG(DA850, UART2_RXD, 4, 16, 15, 2, false) | |
501 | MUX_CFG(DA850, UART2_TXD, 4, 20, 15, 2, false) | |
502 | /* I2C1 function */ | |
503 | MUX_CFG(DA850, I2C1_SCL, 4, 16, 15, 4, false) | |
504 | MUX_CFG(DA850, I2C1_SDA, 4, 20, 15, 4, false) | |
505 | /* I2C0 function */ | |
506 | MUX_CFG(DA850, I2C0_SDA, 4, 12, 15, 2, false) | |
507 | MUX_CFG(DA850, I2C0_SCL, 4, 8, 15, 2, false) | |
5a4b1315 SR |
508 | /* EMAC function */ |
509 | MUX_CFG(DA850, MII_TXEN, 2, 4, 15, 8, false) | |
510 | MUX_CFG(DA850, MII_TXCLK, 2, 8, 15, 8, false) | |
511 | MUX_CFG(DA850, MII_COL, 2, 12, 15, 8, false) | |
512 | MUX_CFG(DA850, MII_TXD_3, 2, 16, 15, 8, false) | |
513 | MUX_CFG(DA850, MII_TXD_2, 2, 20, 15, 8, false) | |
514 | MUX_CFG(DA850, MII_TXD_1, 2, 24, 15, 8, false) | |
515 | MUX_CFG(DA850, MII_TXD_0, 2, 28, 15, 8, false) | |
516 | MUX_CFG(DA850, MII_RXCLK, 3, 0, 15, 8, false) | |
517 | MUX_CFG(DA850, MII_RXDV, 3, 4, 15, 8, false) | |
518 | MUX_CFG(DA850, MII_RXER, 3, 8, 15, 8, false) | |
519 | MUX_CFG(DA850, MII_CRS, 3, 12, 15, 8, false) | |
520 | MUX_CFG(DA850, MII_RXD_3, 3, 16, 15, 8, false) | |
521 | MUX_CFG(DA850, MII_RXD_2, 3, 20, 15, 8, false) | |
522 | MUX_CFG(DA850, MII_RXD_1, 3, 24, 15, 8, false) | |
523 | MUX_CFG(DA850, MII_RXD_0, 3, 28, 15, 8, false) | |
53ca5c91 SR |
524 | MUX_CFG(DA850, MDIO_CLK, 4, 0, 15, 8, false) |
525 | MUX_CFG(DA850, MDIO_D, 4, 4, 15, 8, false) | |
2206771c C |
526 | MUX_CFG(DA850, RMII_TXD_0, 14, 12, 15, 8, false) |
527 | MUX_CFG(DA850, RMII_TXD_1, 14, 8, 15, 8, false) | |
528 | MUX_CFG(DA850, RMII_TXEN, 14, 16, 15, 8, false) | |
529 | MUX_CFG(DA850, RMII_CRS_DV, 15, 4, 15, 8, false) | |
530 | MUX_CFG(DA850, RMII_RXD_0, 14, 24, 15, 8, false) | |
531 | MUX_CFG(DA850, RMII_RXD_1, 14, 20, 15, 8, false) | |
532 | MUX_CFG(DA850, RMII_RXER, 14, 28, 15, 8, false) | |
533 | MUX_CFG(DA850, RMII_MHZ_50_CLK, 15, 0, 15, 0, false) | |
491214e1 C |
534 | /* McASP function */ |
535 | MUX_CFG(DA850, ACLKR, 0, 0, 15, 1, false) | |
536 | MUX_CFG(DA850, ACLKX, 0, 4, 15, 1, false) | |
537 | MUX_CFG(DA850, AFSR, 0, 8, 15, 1, false) | |
538 | MUX_CFG(DA850, AFSX, 0, 12, 15, 1, false) | |
539 | MUX_CFG(DA850, AHCLKR, 0, 16, 15, 1, false) | |
540 | MUX_CFG(DA850, AHCLKX, 0, 20, 15, 1, false) | |
541 | MUX_CFG(DA850, AMUTE, 0, 24, 15, 1, false) | |
542 | MUX_CFG(DA850, AXR_15, 1, 0, 15, 1, false) | |
543 | MUX_CFG(DA850, AXR_14, 1, 4, 15, 1, false) | |
544 | MUX_CFG(DA850, AXR_13, 1, 8, 15, 1, false) | |
545 | MUX_CFG(DA850, AXR_12, 1, 12, 15, 1, false) | |
546 | MUX_CFG(DA850, AXR_11, 1, 16, 15, 1, false) | |
547 | MUX_CFG(DA850, AXR_10, 1, 20, 15, 1, false) | |
548 | MUX_CFG(DA850, AXR_9, 1, 24, 15, 1, false) | |
549 | MUX_CFG(DA850, AXR_8, 1, 28, 15, 1, false) | |
550 | MUX_CFG(DA850, AXR_7, 2, 0, 15, 1, false) | |
551 | MUX_CFG(DA850, AXR_6, 2, 4, 15, 1, false) | |
552 | MUX_CFG(DA850, AXR_5, 2, 8, 15, 1, false) | |
553 | MUX_CFG(DA850, AXR_4, 2, 12, 15, 1, false) | |
554 | MUX_CFG(DA850, AXR_3, 2, 16, 15, 1, false) | |
555 | MUX_CFG(DA850, AXR_2, 2, 20, 15, 1, false) | |
556 | MUX_CFG(DA850, AXR_1, 2, 24, 15, 1, false) | |
557 | MUX_CFG(DA850, AXR_0, 2, 28, 15, 1, false) | |
5cbdf276 SR |
558 | /* LCD function */ |
559 | MUX_CFG(DA850, LCD_D_7, 16, 8, 15, 2, false) | |
560 | MUX_CFG(DA850, LCD_D_6, 16, 12, 15, 2, false) | |
561 | MUX_CFG(DA850, LCD_D_5, 16, 16, 15, 2, false) | |
562 | MUX_CFG(DA850, LCD_D_4, 16, 20, 15, 2, false) | |
563 | MUX_CFG(DA850, LCD_D_3, 16, 24, 15, 2, false) | |
564 | MUX_CFG(DA850, LCD_D_2, 16, 28, 15, 2, false) | |
565 | MUX_CFG(DA850, LCD_D_1, 17, 0, 15, 2, false) | |
566 | MUX_CFG(DA850, LCD_D_0, 17, 4, 15, 2, false) | |
567 | MUX_CFG(DA850, LCD_D_15, 17, 8, 15, 2, false) | |
568 | MUX_CFG(DA850, LCD_D_14, 17, 12, 15, 2, false) | |
569 | MUX_CFG(DA850, LCD_D_13, 17, 16, 15, 2, false) | |
570 | MUX_CFG(DA850, LCD_D_12, 17, 20, 15, 2, false) | |
571 | MUX_CFG(DA850, LCD_D_11, 17, 24, 15, 2, false) | |
572 | MUX_CFG(DA850, LCD_D_10, 17, 28, 15, 2, false) | |
573 | MUX_CFG(DA850, LCD_D_9, 18, 0, 15, 2, false) | |
574 | MUX_CFG(DA850, LCD_D_8, 18, 4, 15, 2, false) | |
575 | MUX_CFG(DA850, LCD_PCLK, 18, 24, 15, 2, false) | |
576 | MUX_CFG(DA850, LCD_HSYNC, 19, 0, 15, 2, false) | |
577 | MUX_CFG(DA850, LCD_VSYNC, 19, 4, 15, 2, false) | |
578 | MUX_CFG(DA850, NLCD_AC_ENB_CS, 19, 24, 15, 2, false) | |
700691f2 SR |
579 | /* MMC/SD0 function */ |
580 | MUX_CFG(DA850, MMCSD0_DAT_0, 10, 8, 15, 2, false) | |
581 | MUX_CFG(DA850, MMCSD0_DAT_1, 10, 12, 15, 2, false) | |
582 | MUX_CFG(DA850, MMCSD0_DAT_2, 10, 16, 15, 2, false) | |
583 | MUX_CFG(DA850, MMCSD0_DAT_3, 10, 20, 15, 2, false) | |
584 | MUX_CFG(DA850, MMCSD0_CLK, 10, 0, 15, 2, false) | |
585 | MUX_CFG(DA850, MMCSD0_CMD, 10, 4, 15, 2, false) | |
5c4d11b4 IY |
586 | /* MMC/SD1 function */ |
587 | MUX_CFG(DA850, MMCSD1_DAT_0, 18, 8, 15, 2, false) | |
588 | MUX_CFG(DA850, MMCSD1_DAT_1, 19, 16, 15, 2, false) | |
589 | MUX_CFG(DA850, MMCSD1_DAT_2, 19, 12, 15, 2, false) | |
590 | MUX_CFG(DA850, MMCSD1_DAT_3, 19, 8, 15, 2, false) | |
591 | MUX_CFG(DA850, MMCSD1_CLK, 18, 12, 15, 2, false) | |
592 | MUX_CFG(DA850, MMCSD1_CMD, 18, 16, 15, 2, false) | |
38beb929 SR |
593 | /* EMIF2.5/EMIFA function */ |
594 | MUX_CFG(DA850, EMA_D_7, 9, 0, 15, 1, false) | |
595 | MUX_CFG(DA850, EMA_D_6, 9, 4, 15, 1, false) | |
596 | MUX_CFG(DA850, EMA_D_5, 9, 8, 15, 1, false) | |
597 | MUX_CFG(DA850, EMA_D_4, 9, 12, 15, 1, false) | |
598 | MUX_CFG(DA850, EMA_D_3, 9, 16, 15, 1, false) | |
599 | MUX_CFG(DA850, EMA_D_2, 9, 20, 15, 1, false) | |
600 | MUX_CFG(DA850, EMA_D_1, 9, 24, 15, 1, false) | |
601 | MUX_CFG(DA850, EMA_D_0, 9, 28, 15, 1, false) | |
602 | MUX_CFG(DA850, EMA_A_1, 12, 24, 15, 1, false) | |
603 | MUX_CFG(DA850, EMA_A_2, 12, 20, 15, 1, false) | |
604 | MUX_CFG(DA850, NEMA_CS_3, 7, 4, 15, 1, false) | |
605 | MUX_CFG(DA850, NEMA_CS_4, 7, 8, 15, 1, false) | |
606 | MUX_CFG(DA850, NEMA_WE, 7, 16, 15, 1, false) | |
607 | MUX_CFG(DA850, NEMA_OE, 7, 20, 15, 1, false) | |
7c5ec609 SR |
608 | MUX_CFG(DA850, EMA_A_0, 12, 28, 15, 1, false) |
609 | MUX_CFG(DA850, EMA_A_3, 12, 16, 15, 1, false) | |
610 | MUX_CFG(DA850, EMA_A_4, 12, 12, 15, 1, false) | |
611 | MUX_CFG(DA850, EMA_A_5, 12, 8, 15, 1, false) | |
612 | MUX_CFG(DA850, EMA_A_6, 12, 4, 15, 1, false) | |
613 | MUX_CFG(DA850, EMA_A_7, 12, 0, 15, 1, false) | |
614 | MUX_CFG(DA850, EMA_A_8, 11, 28, 15, 1, false) | |
615 | MUX_CFG(DA850, EMA_A_9, 11, 24, 15, 1, false) | |
616 | MUX_CFG(DA850, EMA_A_10, 11, 20, 15, 1, false) | |
617 | MUX_CFG(DA850, EMA_A_11, 11, 16, 15, 1, false) | |
618 | MUX_CFG(DA850, EMA_A_12, 11, 12, 15, 1, false) | |
619 | MUX_CFG(DA850, EMA_A_13, 11, 8, 15, 1, false) | |
620 | MUX_CFG(DA850, EMA_A_14, 11, 4, 15, 1, false) | |
621 | MUX_CFG(DA850, EMA_A_15, 11, 0, 15, 1, false) | |
622 | MUX_CFG(DA850, EMA_A_16, 10, 28, 15, 1, false) | |
623 | MUX_CFG(DA850, EMA_A_17, 10, 24, 15, 1, false) | |
624 | MUX_CFG(DA850, EMA_A_18, 10, 20, 15, 1, false) | |
625 | MUX_CFG(DA850, EMA_A_19, 10, 16, 15, 1, false) | |
626 | MUX_CFG(DA850, EMA_A_20, 10, 12, 15, 1, false) | |
627 | MUX_CFG(DA850, EMA_A_21, 10, 8, 15, 1, false) | |
628 | MUX_CFG(DA850, EMA_A_22, 10, 4, 15, 1, false) | |
629 | MUX_CFG(DA850, EMA_A_23, 10, 0, 15, 1, false) | |
630 | MUX_CFG(DA850, EMA_D_8, 8, 28, 15, 1, false) | |
631 | MUX_CFG(DA850, EMA_D_9, 8, 24, 15, 1, false) | |
632 | MUX_CFG(DA850, EMA_D_10, 8, 20, 15, 1, false) | |
633 | MUX_CFG(DA850, EMA_D_11, 8, 16, 15, 1, false) | |
634 | MUX_CFG(DA850, EMA_D_12, 8, 12, 15, 1, false) | |
635 | MUX_CFG(DA850, EMA_D_13, 8, 8, 15, 1, false) | |
636 | MUX_CFG(DA850, EMA_D_14, 8, 4, 15, 1, false) | |
637 | MUX_CFG(DA850, EMA_D_15, 8, 0, 15, 1, false) | |
638 | MUX_CFG(DA850, EMA_BA_1, 5, 24, 15, 1, false) | |
639 | MUX_CFG(DA850, EMA_CLK, 6, 0, 15, 1, false) | |
640 | MUX_CFG(DA850, EMA_WAIT_1, 6, 24, 15, 1, false) | |
641 | MUX_CFG(DA850, NEMA_CS_2, 7, 0, 15, 1, false) | |
5cbdf276 | 642 | /* GPIO function */ |
fe358d6a | 643 | MUX_CFG(DA850, GPIO2_4, 6, 12, 15, 8, false) |
2206771c | 644 | MUX_CFG(DA850, GPIO2_6, 6, 4, 15, 8, false) |
7761ef67 | 645 | MUX_CFG(DA850, GPIO2_8, 5, 28, 15, 8, false) |
5cbdf276 | 646 | MUX_CFG(DA850, GPIO2_15, 5, 0, 15, 8, false) |
fe358d6a VR |
647 | MUX_CFG(DA850, GPIO3_12, 7, 12, 15, 8, false) |
648 | MUX_CFG(DA850, GPIO3_13, 7, 8, 15, 8, false) | |
700691f2 SR |
649 | MUX_CFG(DA850, GPIO4_0, 10, 28, 15, 8, false) |
650 | MUX_CFG(DA850, GPIO4_1, 10, 24, 15, 8, false) | |
6836989c IY |
651 | MUX_CFG(DA850, GPIO6_9, 13, 24, 15, 8, false) |
652 | MUX_CFG(DA850, GPIO6_10, 13, 20, 15, 8, false) | |
fe358d6a | 653 | MUX_CFG(DA850, GPIO6_13, 13, 8, 15, 8, false) |
044ca015 | 654 | MUX_CFG(DA850, RTC_ALARM, 0, 28, 15, 2, false) |
154d54a8 MH |
655 | /* VPIF Capture */ |
656 | MUX_CFG(DA850, VPIF_DIN0, 15, 4, 15, 1, false) | |
657 | MUX_CFG(DA850, VPIF_DIN1, 15, 0, 15, 1, false) | |
658 | MUX_CFG(DA850, VPIF_DIN2, 14, 28, 15, 1, false) | |
659 | MUX_CFG(DA850, VPIF_DIN3, 14, 24, 15, 1, false) | |
660 | MUX_CFG(DA850, VPIF_DIN4, 14, 20, 15, 1, false) | |
661 | MUX_CFG(DA850, VPIF_DIN5, 14, 16, 15, 1, false) | |
662 | MUX_CFG(DA850, VPIF_DIN6, 14, 12, 15, 1, false) | |
663 | MUX_CFG(DA850, VPIF_DIN7, 14, 8, 15, 1, false) | |
664 | MUX_CFG(DA850, VPIF_DIN8, 16, 4, 15, 1, false) | |
665 | MUX_CFG(DA850, VPIF_DIN9, 16, 0, 15, 1, false) | |
666 | MUX_CFG(DA850, VPIF_DIN10, 15, 28, 15, 1, false) | |
667 | MUX_CFG(DA850, VPIF_DIN11, 15, 24, 15, 1, false) | |
668 | MUX_CFG(DA850, VPIF_DIN12, 15, 20, 15, 1, false) | |
669 | MUX_CFG(DA850, VPIF_DIN13, 15, 16, 15, 1, false) | |
670 | MUX_CFG(DA850, VPIF_DIN14, 15, 12, 15, 1, false) | |
671 | MUX_CFG(DA850, VPIF_DIN15, 15, 8, 15, 1, false) | |
672 | MUX_CFG(DA850, VPIF_CLKIN0, 14, 0, 15, 1, false) | |
673 | MUX_CFG(DA850, VPIF_CLKIN1, 14, 4, 15, 1, false) | |
674 | MUX_CFG(DA850, VPIF_CLKIN2, 19, 8, 15, 1, false) | |
675 | MUX_CFG(DA850, VPIF_CLKIN3, 19, 16, 15, 1, false) | |
676 | /* VPIF Display */ | |
677 | MUX_CFG(DA850, VPIF_DOUT0, 17, 4, 15, 1, false) | |
678 | MUX_CFG(DA850, VPIF_DOUT1, 17, 0, 15, 1, false) | |
679 | MUX_CFG(DA850, VPIF_DOUT2, 16, 28, 15, 1, false) | |
680 | MUX_CFG(DA850, VPIF_DOUT3, 16, 24, 15, 1, false) | |
681 | MUX_CFG(DA850, VPIF_DOUT4, 16, 20, 15, 1, false) | |
682 | MUX_CFG(DA850, VPIF_DOUT5, 16, 16, 15, 1, false) | |
683 | MUX_CFG(DA850, VPIF_DOUT6, 16, 12, 15, 1, false) | |
684 | MUX_CFG(DA850, VPIF_DOUT7, 16, 8, 15, 1, false) | |
685 | MUX_CFG(DA850, VPIF_DOUT8, 18, 4, 15, 1, false) | |
686 | MUX_CFG(DA850, VPIF_DOUT9, 18, 0, 15, 1, false) | |
687 | MUX_CFG(DA850, VPIF_DOUT10, 17, 28, 15, 1, false) | |
688 | MUX_CFG(DA850, VPIF_DOUT11, 17, 24, 15, 1, false) | |
689 | MUX_CFG(DA850, VPIF_DOUT12, 17, 20, 15, 1, false) | |
690 | MUX_CFG(DA850, VPIF_DOUT13, 17, 16, 15, 1, false) | |
691 | MUX_CFG(DA850, VPIF_DOUT14, 17, 12, 15, 1, false) | |
692 | MUX_CFG(DA850, VPIF_DOUT15, 17, 8, 15, 1, false) | |
693 | MUX_CFG(DA850, VPIF_CLKO2, 19, 12, 15, 1, false) | |
694 | MUX_CFG(DA850, VPIF_CLKO3, 19, 20, 15, 1, false) | |
e1a8d7e2 SR |
695 | #endif |
696 | }; | |
697 | ||
bcad6dc3 | 698 | const short da850_i2c0_pins[] __initconst = { |
e1a8d7e2 SR |
699 | DA850_I2C0_SDA, DA850_I2C0_SCL, |
700 | -1 | |
701 | }; | |
702 | ||
bcad6dc3 | 703 | const short da850_i2c1_pins[] __initconst = { |
e1a8d7e2 SR |
704 | DA850_I2C1_SCL, DA850_I2C1_SDA, |
705 | -1 | |
706 | }; | |
707 | ||
bcad6dc3 | 708 | const short da850_lcdcntl_pins[] __initconst = { |
7761ef67 SR |
709 | DA850_LCD_D_0, DA850_LCD_D_1, DA850_LCD_D_2, DA850_LCD_D_3, |
710 | DA850_LCD_D_4, DA850_LCD_D_5, DA850_LCD_D_6, DA850_LCD_D_7, | |
711 | DA850_LCD_D_8, DA850_LCD_D_9, DA850_LCD_D_10, DA850_LCD_D_11, | |
712 | DA850_LCD_D_12, DA850_LCD_D_13, DA850_LCD_D_14, DA850_LCD_D_15, | |
713 | DA850_LCD_PCLK, DA850_LCD_HSYNC, DA850_LCD_VSYNC, DA850_NLCD_AC_ENB_CS, | |
5cbdf276 SR |
714 | -1 |
715 | }; | |
716 | ||
154d54a8 MH |
717 | const short da850_vpif_capture_pins[] __initdata = { |
718 | DA850_VPIF_DIN0, DA850_VPIF_DIN1, DA850_VPIF_DIN2, DA850_VPIF_DIN3, | |
719 | DA850_VPIF_DIN4, DA850_VPIF_DIN5, DA850_VPIF_DIN6, DA850_VPIF_DIN7, | |
720 | DA850_VPIF_DIN8, DA850_VPIF_DIN9, DA850_VPIF_DIN10, DA850_VPIF_DIN11, | |
721 | DA850_VPIF_DIN12, DA850_VPIF_DIN13, DA850_VPIF_DIN14, DA850_VPIF_DIN15, | |
722 | DA850_VPIF_CLKIN0, DA850_VPIF_CLKIN1, DA850_VPIF_CLKIN2, | |
723 | DA850_VPIF_CLKIN3, | |
724 | -1 | |
725 | }; | |
726 | ||
727 | const short da850_vpif_display_pins[] __initdata = { | |
728 | DA850_VPIF_DOUT0, DA850_VPIF_DOUT1, DA850_VPIF_DOUT2, DA850_VPIF_DOUT3, | |
729 | DA850_VPIF_DOUT4, DA850_VPIF_DOUT5, DA850_VPIF_DOUT6, DA850_VPIF_DOUT7, | |
730 | DA850_VPIF_DOUT8, DA850_VPIF_DOUT9, DA850_VPIF_DOUT10, | |
731 | DA850_VPIF_DOUT11, DA850_VPIF_DOUT12, DA850_VPIF_DOUT13, | |
732 | DA850_VPIF_DOUT14, DA850_VPIF_DOUT15, DA850_VPIF_CLKO2, | |
733 | DA850_VPIF_CLKO3, | |
734 | -1 | |
735 | }; | |
736 | ||
e1a8d7e2 SR |
737 | /* FIQ are pri 0-1; otherwise 2-7, with 7 lowest priority */ |
738 | static u8 da850_default_priorities[DA850_N_CP_INTC_IRQ] = { | |
739 | [IRQ_DA8XX_COMMTX] = 7, | |
740 | [IRQ_DA8XX_COMMRX] = 7, | |
741 | [IRQ_DA8XX_NINT] = 7, | |
742 | [IRQ_DA8XX_EVTOUT0] = 7, | |
743 | [IRQ_DA8XX_EVTOUT1] = 7, | |
744 | [IRQ_DA8XX_EVTOUT2] = 7, | |
745 | [IRQ_DA8XX_EVTOUT3] = 7, | |
746 | [IRQ_DA8XX_EVTOUT4] = 7, | |
747 | [IRQ_DA8XX_EVTOUT5] = 7, | |
748 | [IRQ_DA8XX_EVTOUT6] = 7, | |
e1a8d7e2 SR |
749 | [IRQ_DA8XX_EVTOUT7] = 7, |
750 | [IRQ_DA8XX_CCINT0] = 7, | |
751 | [IRQ_DA8XX_CCERRINT] = 7, | |
752 | [IRQ_DA8XX_TCERRINT0] = 7, | |
753 | [IRQ_DA8XX_AEMIFINT] = 7, | |
754 | [IRQ_DA8XX_I2CINT0] = 7, | |
755 | [IRQ_DA8XX_MMCSDINT0] = 7, | |
756 | [IRQ_DA8XX_MMCSDINT1] = 7, | |
757 | [IRQ_DA8XX_ALLINT0] = 7, | |
758 | [IRQ_DA8XX_RTC] = 7, | |
759 | [IRQ_DA8XX_SPINT0] = 7, | |
760 | [IRQ_DA8XX_TINT12_0] = 7, | |
761 | [IRQ_DA8XX_TINT34_0] = 7, | |
762 | [IRQ_DA8XX_TINT12_1] = 7, | |
763 | [IRQ_DA8XX_TINT34_1] = 7, | |
764 | [IRQ_DA8XX_UARTINT0] = 7, | |
765 | [IRQ_DA8XX_KEYMGRINT] = 7, | |
e1a8d7e2 | 766 | [IRQ_DA850_MPUADDRERR0] = 7, |
e1a8d7e2 SR |
767 | [IRQ_DA8XX_CHIPINT0] = 7, |
768 | [IRQ_DA8XX_CHIPINT1] = 7, | |
769 | [IRQ_DA8XX_CHIPINT2] = 7, | |
770 | [IRQ_DA8XX_CHIPINT3] = 7, | |
771 | [IRQ_DA8XX_TCERRINT1] = 7, | |
772 | [IRQ_DA8XX_C0_RX_THRESH_PULSE] = 7, | |
773 | [IRQ_DA8XX_C0_RX_PULSE] = 7, | |
774 | [IRQ_DA8XX_C0_TX_PULSE] = 7, | |
775 | [IRQ_DA8XX_C0_MISC_PULSE] = 7, | |
776 | [IRQ_DA8XX_C1_RX_THRESH_PULSE] = 7, | |
777 | [IRQ_DA8XX_C1_RX_PULSE] = 7, | |
778 | [IRQ_DA8XX_C1_TX_PULSE] = 7, | |
779 | [IRQ_DA8XX_C1_MISC_PULSE] = 7, | |
780 | [IRQ_DA8XX_MEMERR] = 7, | |
781 | [IRQ_DA8XX_GPIO0] = 7, | |
782 | [IRQ_DA8XX_GPIO1] = 7, | |
783 | [IRQ_DA8XX_GPIO2] = 7, | |
784 | [IRQ_DA8XX_GPIO3] = 7, | |
785 | [IRQ_DA8XX_GPIO4] = 7, | |
786 | [IRQ_DA8XX_GPIO5] = 7, | |
787 | [IRQ_DA8XX_GPIO6] = 7, | |
788 | [IRQ_DA8XX_GPIO7] = 7, | |
789 | [IRQ_DA8XX_GPIO8] = 7, | |
790 | [IRQ_DA8XX_I2CINT1] = 7, | |
791 | [IRQ_DA8XX_LCDINT] = 7, | |
792 | [IRQ_DA8XX_UARTINT1] = 7, | |
793 | [IRQ_DA8XX_MCASPINT] = 7, | |
794 | [IRQ_DA8XX_ALLINT1] = 7, | |
795 | [IRQ_DA8XX_SPINT1] = 7, | |
796 | [IRQ_DA8XX_UHPI_INT1] = 7, | |
797 | [IRQ_DA8XX_USB_INT] = 7, | |
798 | [IRQ_DA8XX_IRQN] = 7, | |
799 | [IRQ_DA8XX_RWAKEUP] = 7, | |
800 | [IRQ_DA8XX_UARTINT2] = 7, | |
801 | [IRQ_DA8XX_DFTSSINT] = 7, | |
802 | [IRQ_DA8XX_EHRPWM0] = 7, | |
803 | [IRQ_DA8XX_EHRPWM0TZ] = 7, | |
804 | [IRQ_DA8XX_EHRPWM1] = 7, | |
805 | [IRQ_DA8XX_EHRPWM1TZ] = 7, | |
806 | [IRQ_DA850_SATAINT] = 7, | |
e1a8d7e2 SR |
807 | [IRQ_DA850_TINTALL_2] = 7, |
808 | [IRQ_DA8XX_ECAP0] = 7, | |
809 | [IRQ_DA8XX_ECAP1] = 7, | |
810 | [IRQ_DA8XX_ECAP2] = 7, | |
811 | [IRQ_DA850_MMCSDINT0_1] = 7, | |
812 | [IRQ_DA850_MMCSDINT1_1] = 7, | |
813 | [IRQ_DA850_T12CMPINT0_2] = 7, | |
814 | [IRQ_DA850_T12CMPINT1_2] = 7, | |
815 | [IRQ_DA850_T12CMPINT2_2] = 7, | |
816 | [IRQ_DA850_T12CMPINT3_2] = 7, | |
817 | [IRQ_DA850_T12CMPINT4_2] = 7, | |
818 | [IRQ_DA850_T12CMPINT5_2] = 7, | |
819 | [IRQ_DA850_T12CMPINT6_2] = 7, | |
820 | [IRQ_DA850_T12CMPINT7_2] = 7, | |
821 | [IRQ_DA850_T12CMPINT0_3] = 7, | |
822 | [IRQ_DA850_T12CMPINT1_3] = 7, | |
823 | [IRQ_DA850_T12CMPINT2_3] = 7, | |
824 | [IRQ_DA850_T12CMPINT3_3] = 7, | |
825 | [IRQ_DA850_T12CMPINT4_3] = 7, | |
826 | [IRQ_DA850_T12CMPINT5_3] = 7, | |
827 | [IRQ_DA850_T12CMPINT6_3] = 7, | |
828 | [IRQ_DA850_T12CMPINT7_3] = 7, | |
829 | [IRQ_DA850_RPIINT] = 7, | |
830 | [IRQ_DA850_VPIFINT] = 7, | |
831 | [IRQ_DA850_CCINT1] = 7, | |
832 | [IRQ_DA850_CCERRINT1] = 7, | |
833 | [IRQ_DA850_TCERRINT2] = 7, | |
e1a8d7e2 SR |
834 | [IRQ_DA850_TINTALL_3] = 7, |
835 | [IRQ_DA850_MCBSP0RINT] = 7, | |
836 | [IRQ_DA850_MCBSP0XINT] = 7, | |
837 | [IRQ_DA850_MCBSP1RINT] = 7, | |
838 | [IRQ_DA850_MCBSP1XINT] = 7, | |
839 | [IRQ_DA8XX_ARMCLKSTOPREQ] = 7, | |
840 | }; | |
841 | ||
842 | static struct map_desc da850_io_desc[] = { | |
843 | { | |
844 | .virtual = IO_VIRT, | |
845 | .pfn = __phys_to_pfn(IO_PHYS), | |
846 | .length = IO_SIZE, | |
847 | .type = MT_DEVICE | |
848 | }, | |
849 | { | |
850 | .virtual = DA8XX_CP_INTC_VIRT, | |
851 | .pfn = __phys_to_pfn(DA8XX_CP_INTC_BASE), | |
852 | .length = DA8XX_CP_INTC_SIZE, | |
853 | .type = MT_DEVICE | |
854 | }, | |
855 | }; | |
856 | ||
e4c822c7 | 857 | static u32 da850_psc_bases[] = { DA8XX_PSC0_BASE, DA8XX_PSC1_BASE }; |
e1a8d7e2 SR |
858 | |
859 | /* Contents of JTAG ID register used to identify exact cpu type */ | |
860 | static struct davinci_id da850_ids[] = { | |
861 | { | |
862 | .variant = 0x0, | |
863 | .part_no = 0xb7d1, | |
864 | .manufacturer = 0x017, /* 0x02f >> 1 */ | |
865 | .cpu_id = DAVINCI_CPU_ID_DA850, | |
866 | .name = "da850/omap-l138", | |
867 | }, | |
cbb691fb SR |
868 | { |
869 | .variant = 0x1, | |
870 | .part_no = 0xb7d1, | |
871 | .manufacturer = 0x017, /* 0x02f >> 1 */ | |
872 | .cpu_id = DAVINCI_CPU_ID_DA850, | |
873 | .name = "da850/omap-l138/am18x", | |
874 | }, | |
e1a8d7e2 SR |
875 | }; |
876 | ||
877 | static struct davinci_timer_instance da850_timer_instance[4] = { | |
878 | { | |
1bcd38ad | 879 | .base = DA8XX_TIMER64P0_BASE, |
e1a8d7e2 SR |
880 | .bottom_irq = IRQ_DA8XX_TINT12_0, |
881 | .top_irq = IRQ_DA8XX_TINT34_0, | |
882 | }, | |
883 | { | |
1bcd38ad | 884 | .base = DA8XX_TIMER64P1_BASE, |
e1a8d7e2 SR |
885 | .bottom_irq = IRQ_DA8XX_TINT12_1, |
886 | .top_irq = IRQ_DA8XX_TINT34_1, | |
887 | }, | |
888 | { | |
1bcd38ad | 889 | .base = DA850_TIMER64P2_BASE, |
e1a8d7e2 SR |
890 | .bottom_irq = IRQ_DA850_TINT12_2, |
891 | .top_irq = IRQ_DA850_TINT34_2, | |
892 | }, | |
893 | { | |
1bcd38ad | 894 | .base = DA850_TIMER64P3_BASE, |
e1a8d7e2 SR |
895 | .bottom_irq = IRQ_DA850_TINT12_3, |
896 | .top_irq = IRQ_DA850_TINT34_3, | |
897 | }, | |
898 | }; | |
899 | ||
900 | /* | |
901 | * T0_BOT: Timer 0, bottom : Used for clock_event | |
902 | * T0_TOP: Timer 0, top : Used for clocksource | |
903 | * T1_BOT, T1_TOP: Timer 1, bottom & top: Used for watchdog timer | |
904 | */ | |
905 | static struct davinci_timer_info da850_timer_info = { | |
906 | .timers = da850_timer_instance, | |
907 | .clockevent_id = T0_BOT, | |
908 | .clocksource_id = T0_TOP, | |
909 | }; | |
910 | ||
5d36a332 SN |
911 | static void da850_set_async3_src(int pllnum) |
912 | { | |
913 | struct clk *clk, *newparent = pllnum ? &pll1_sysclk2 : &pll0_sysclk2; | |
08aca087 | 914 | struct clk_lookup *c; |
5d36a332 SN |
915 | unsigned int v; |
916 | int ret; | |
917 | ||
08aca087 KH |
918 | for (c = da850_clks; c->clk; c++) { |
919 | clk = c->clk; | |
5d36a332 SN |
920 | if (clk->flags & DA850_CLK_ASYNC3) { |
921 | ret = clk_set_parent(clk, newparent); | |
922 | WARN(ret, "DA850: unable to re-parent clock %s", | |
923 | clk->name); | |
924 | } | |
925 | } | |
926 | ||
d2de0582 | 927 | v = __raw_readl(DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP3_REG)); |
5d36a332 SN |
928 | if (pllnum) |
929 | v |= CFGCHIP3_ASYNC3_CLKSRC; | |
930 | else | |
931 | v &= ~CFGCHIP3_ASYNC3_CLKSRC; | |
d2de0582 | 932 | __raw_writel(v, DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP3_REG)); |
5d36a332 SN |
933 | } |
934 | ||
683b1e1f SN |
935 | #ifdef CONFIG_CPU_FREQ |
936 | /* | |
937 | * Notes: | |
938 | * According to the TRM, minimum PLLM results in maximum power savings. | |
939 | * The OPP definitions below should keep the PLLM as low as possible. | |
940 | * | |
39e14550 | 941 | * The output of the PLLM must be between 300 to 600 MHz. |
683b1e1f SN |
942 | */ |
943 | struct da850_opp { | |
944 | unsigned int freq; /* in KHz */ | |
945 | unsigned int prediv; | |
946 | unsigned int mult; | |
947 | unsigned int postdiv; | |
35f9acd8 SN |
948 | unsigned int cvdd_min; /* in uV */ |
949 | unsigned int cvdd_max; /* in uV */ | |
683b1e1f SN |
950 | }; |
951 | ||
39e14550 SN |
952 | static const struct da850_opp da850_opp_456 = { |
953 | .freq = 456000, | |
954 | .prediv = 1, | |
955 | .mult = 19, | |
956 | .postdiv = 1, | |
957 | .cvdd_min = 1300000, | |
958 | .cvdd_max = 1350000, | |
959 | }; | |
960 | ||
961 | static const struct da850_opp da850_opp_408 = { | |
962 | .freq = 408000, | |
963 | .prediv = 1, | |
964 | .mult = 17, | |
965 | .postdiv = 1, | |
966 | .cvdd_min = 1300000, | |
967 | .cvdd_max = 1350000, | |
968 | }; | |
969 | ||
970 | static const struct da850_opp da850_opp_372 = { | |
971 | .freq = 372000, | |
972 | .prediv = 2, | |
973 | .mult = 31, | |
974 | .postdiv = 1, | |
975 | .cvdd_min = 1200000, | |
976 | .cvdd_max = 1320000, | |
977 | }; | |
978 | ||
683b1e1f SN |
979 | static const struct da850_opp da850_opp_300 = { |
980 | .freq = 300000, | |
981 | .prediv = 1, | |
982 | .mult = 25, | |
983 | .postdiv = 2, | |
6ef62f82 | 984 | .cvdd_min = 1200000, |
35f9acd8 | 985 | .cvdd_max = 1320000, |
683b1e1f SN |
986 | }; |
987 | ||
988 | static const struct da850_opp da850_opp_200 = { | |
989 | .freq = 200000, | |
990 | .prediv = 1, | |
991 | .mult = 25, | |
992 | .postdiv = 3, | |
6ef62f82 | 993 | .cvdd_min = 1100000, |
35f9acd8 | 994 | .cvdd_max = 1160000, |
683b1e1f SN |
995 | }; |
996 | ||
997 | static const struct da850_opp da850_opp_96 = { | |
998 | .freq = 96000, | |
999 | .prediv = 1, | |
1000 | .mult = 20, | |
1001 | .postdiv = 5, | |
6ef62f82 | 1002 | .cvdd_min = 1000000, |
35f9acd8 | 1003 | .cvdd_max = 1050000, |
683b1e1f SN |
1004 | }; |
1005 | ||
1006 | #define OPP(freq) \ | |
1007 | { \ | |
50701588 | 1008 | .driver_data = (unsigned int) &da850_opp_##freq, \ |
683b1e1f SN |
1009 | .frequency = freq * 1000, \ |
1010 | } | |
1011 | ||
1012 | static struct cpufreq_frequency_table da850_freq_table[] = { | |
39e14550 SN |
1013 | OPP(456), |
1014 | OPP(408), | |
1015 | OPP(372), | |
683b1e1f SN |
1016 | OPP(300), |
1017 | OPP(200), | |
1018 | OPP(96), | |
1019 | { | |
50701588 | 1020 | .driver_data = 0, |
683b1e1f SN |
1021 | .frequency = CPUFREQ_TABLE_END, |
1022 | }, | |
1023 | }; | |
1024 | ||
39e14550 SN |
1025 | #ifdef CONFIG_REGULATOR |
1026 | static int da850_set_voltage(unsigned int index); | |
1027 | static int da850_regulator_init(void); | |
1028 | #endif | |
1029 | ||
1030 | static struct davinci_cpufreq_config cpufreq_info = { | |
1031 | .freq_table = da850_freq_table, | |
1032 | #ifdef CONFIG_REGULATOR | |
1033 | .init = da850_regulator_init, | |
1034 | .set_voltage = da850_set_voltage, | |
1035 | #endif | |
1036 | }; | |
1037 | ||
13d5e27a SN |
1038 | #ifdef CONFIG_REGULATOR |
1039 | static struct regulator *cvdd; | |
1040 | ||
1041 | static int da850_set_voltage(unsigned int index) | |
1042 | { | |
1043 | struct da850_opp *opp; | |
1044 | ||
1045 | if (!cvdd) | |
1046 | return -ENODEV; | |
1047 | ||
50701588 | 1048 | opp = (struct da850_opp *) cpufreq_info.freq_table[index].driver_data; |
13d5e27a SN |
1049 | |
1050 | return regulator_set_voltage(cvdd, opp->cvdd_min, opp->cvdd_max); | |
1051 | } | |
1052 | ||
1053 | static int da850_regulator_init(void) | |
1054 | { | |
1055 | cvdd = regulator_get(NULL, "cvdd"); | |
1056 | if (WARN(IS_ERR(cvdd), "Unable to obtain voltage regulator for CVDD;" | |
1057 | " voltage scaling unsupported\n")) { | |
1058 | return PTR_ERR(cvdd); | |
1059 | } | |
1060 | ||
1061 | return 0; | |
1062 | } | |
1063 | #endif | |
1064 | ||
683b1e1f SN |
1065 | static struct platform_device da850_cpufreq_device = { |
1066 | .name = "cpufreq-davinci", | |
1067 | .dev = { | |
1068 | .platform_data = &cpufreq_info, | |
1069 | }, | |
b987c4b2 | 1070 | .id = -1, |
683b1e1f SN |
1071 | }; |
1072 | ||
39e14550 SN |
1073 | unsigned int da850_max_speed = 300000; |
1074 | ||
5063557a | 1075 | int da850_register_cpufreq(char *async_clk) |
683b1e1f | 1076 | { |
39e14550 SN |
1077 | int i; |
1078 | ||
b987c4b2 SN |
1079 | /* cpufreq driver can help keep an "async" clock constant */ |
1080 | if (async_clk) | |
1081 | clk_add_alias("async", da850_cpufreq_device.name, | |
1082 | async_clk, NULL); | |
39e14550 SN |
1083 | for (i = 0; i < ARRAY_SIZE(da850_freq_table); i++) { |
1084 | if (da850_freq_table[i].frequency <= da850_max_speed) { | |
1085 | cpufreq_info.freq_table = &da850_freq_table[i]; | |
1086 | break; | |
1087 | } | |
1088 | } | |
b987c4b2 | 1089 | |
683b1e1f SN |
1090 | return platform_device_register(&da850_cpufreq_device); |
1091 | } | |
1092 | ||
1093 | static int da850_round_armrate(struct clk *clk, unsigned long rate) | |
1094 | { | |
1095 | int i, ret = 0, diff; | |
1096 | unsigned int best = (unsigned int) -1; | |
39e14550 | 1097 | struct cpufreq_frequency_table *table = cpufreq_info.freq_table; |
683b1e1f SN |
1098 | |
1099 | rate /= 1000; /* convert to kHz */ | |
1100 | ||
39e14550 SN |
1101 | for (i = 0; table[i].frequency != CPUFREQ_TABLE_END; i++) { |
1102 | diff = table[i].frequency - rate; | |
683b1e1f SN |
1103 | if (diff < 0) |
1104 | diff = -diff; | |
1105 | ||
1106 | if (diff < best) { | |
1107 | best = diff; | |
39e14550 | 1108 | ret = table[i].frequency; |
683b1e1f SN |
1109 | } |
1110 | } | |
1111 | ||
1112 | return ret * 1000; | |
1113 | } | |
1114 | ||
1115 | static int da850_set_armrate(struct clk *clk, unsigned long index) | |
1116 | { | |
1117 | struct clk *pllclk = &pll0_clk; | |
1118 | ||
1119 | return clk_set_rate(pllclk, index); | |
1120 | } | |
1121 | ||
1122 | static int da850_set_pll0rate(struct clk *clk, unsigned long index) | |
1123 | { | |
1124 | unsigned int prediv, mult, postdiv; | |
1125 | struct da850_opp *opp; | |
1126 | struct pll_data *pll = clk->pll_data; | |
683b1e1f SN |
1127 | int ret; |
1128 | ||
50701588 | 1129 | opp = (struct da850_opp *) cpufreq_info.freq_table[index].driver_data; |
683b1e1f SN |
1130 | prediv = opp->prediv; |
1131 | mult = opp->mult; | |
1132 | postdiv = opp->postdiv; | |
1133 | ||
683b1e1f SN |
1134 | ret = davinci_set_pllrate(pll, prediv, mult, postdiv); |
1135 | if (WARN_ON(ret)) | |
1136 | return ret; | |
1137 | ||
1138 | return 0; | |
1139 | } | |
1140 | #else | |
fca97b33 | 1141 | int __init da850_register_cpufreq(char *async_clk) |
683b1e1f SN |
1142 | { |
1143 | return 0; | |
1144 | } | |
1145 | ||
1146 | static int da850_set_armrate(struct clk *clk, unsigned long rate) | |
1147 | { | |
1148 | return -EINVAL; | |
1149 | } | |
1150 | ||
1151 | static int da850_set_pll0rate(struct clk *clk, unsigned long armrate) | |
1152 | { | |
1153 | return -EINVAL; | |
1154 | } | |
1155 | ||
1156 | static int da850_round_armrate(struct clk *clk, unsigned long rate) | |
1157 | { | |
1158 | return clk->rate; | |
1159 | } | |
1160 | #endif | |
1161 | ||
30c766bd | 1162 | int __init da850_register_pm(struct platform_device *pdev) |
044ca015 SN |
1163 | { |
1164 | int ret; | |
1165 | struct davinci_pm_config *pdata = pdev->dev.platform_data; | |
1166 | ||
1167 | ret = davinci_cfg_reg(DA850_RTC_ALARM); | |
1168 | if (ret) | |
1169 | return ret; | |
1170 | ||
1171 | pdata->ddr2_ctlr_base = da8xx_get_mem_ctlr(); | |
1172 | pdata->deepsleep_reg = DA8XX_SYSCFG1_VIRT(DA8XX_DEEPSLEEP_REG); | |
1173 | pdata->ddrpsc_num = DA8XX_LPSC1_EMIF3C; | |
1174 | ||
1175 | pdata->cpupll_reg_base = ioremap(DA8XX_PLL0_BASE, SZ_4K); | |
1176 | if (!pdata->cpupll_reg_base) | |
1177 | return -ENOMEM; | |
1178 | ||
e0c199d0 | 1179 | pdata->ddrpll_reg_base = ioremap(DA850_PLL1_BASE, SZ_4K); |
044ca015 SN |
1180 | if (!pdata->ddrpll_reg_base) { |
1181 | ret = -ENOMEM; | |
1182 | goto no_ddrpll_mem; | |
1183 | } | |
1184 | ||
1185 | pdata->ddrpsc_reg_base = ioremap(DA8XX_PSC1_BASE, SZ_4K); | |
1186 | if (!pdata->ddrpsc_reg_base) { | |
1187 | ret = -ENOMEM; | |
1188 | goto no_ddrpsc_mem; | |
1189 | } | |
1190 | ||
1191 | return platform_device_register(pdev); | |
1192 | ||
1193 | no_ddrpsc_mem: | |
1194 | iounmap(pdata->ddrpll_reg_base); | |
1195 | no_ddrpll_mem: | |
1196 | iounmap(pdata->cpupll_reg_base); | |
1197 | return ret; | |
1198 | } | |
35f9acd8 | 1199 | |
154d54a8 MH |
1200 | /* VPIF resource, platform data */ |
1201 | static u64 da850_vpif_dma_mask = DMA_BIT_MASK(32); | |
1202 | ||
1203 | static struct resource da850_vpif_resource[] = { | |
1204 | { | |
1205 | .start = DA8XX_VPIF_BASE, | |
1206 | .end = DA8XX_VPIF_BASE + 0xfff, | |
1207 | .flags = IORESOURCE_MEM, | |
1208 | } | |
1209 | }; | |
1210 | ||
1211 | static struct platform_device da850_vpif_dev = { | |
1212 | .name = "vpif", | |
1213 | .id = -1, | |
1214 | .dev = { | |
1215 | .dma_mask = &da850_vpif_dma_mask, | |
1216 | .coherent_dma_mask = DMA_BIT_MASK(32), | |
1217 | }, | |
1218 | .resource = da850_vpif_resource, | |
1219 | .num_resources = ARRAY_SIZE(da850_vpif_resource), | |
1220 | }; | |
1221 | ||
1222 | static struct resource da850_vpif_display_resource[] = { | |
1223 | { | |
1224 | .start = IRQ_DA850_VPIFINT, | |
1225 | .end = IRQ_DA850_VPIFINT, | |
1226 | .flags = IORESOURCE_IRQ, | |
1227 | }, | |
1228 | }; | |
1229 | ||
1230 | static struct platform_device da850_vpif_display_dev = { | |
1231 | .name = "vpif_display", | |
1232 | .id = -1, | |
1233 | .dev = { | |
1234 | .dma_mask = &da850_vpif_dma_mask, | |
1235 | .coherent_dma_mask = DMA_BIT_MASK(32), | |
1236 | }, | |
1237 | .resource = da850_vpif_display_resource, | |
1238 | .num_resources = ARRAY_SIZE(da850_vpif_display_resource), | |
1239 | }; | |
1240 | ||
1241 | static struct resource da850_vpif_capture_resource[] = { | |
1242 | { | |
1243 | .start = IRQ_DA850_VPIFINT, | |
1244 | .end = IRQ_DA850_VPIFINT, | |
1245 | .flags = IORESOURCE_IRQ, | |
1246 | }, | |
1247 | { | |
1248 | .start = IRQ_DA850_VPIFINT, | |
1249 | .end = IRQ_DA850_VPIFINT, | |
1250 | .flags = IORESOURCE_IRQ, | |
1251 | }, | |
1252 | }; | |
1253 | ||
1254 | static struct platform_device da850_vpif_capture_dev = { | |
1255 | .name = "vpif_capture", | |
1256 | .id = -1, | |
1257 | .dev = { | |
1258 | .dma_mask = &da850_vpif_dma_mask, | |
1259 | .coherent_dma_mask = DMA_BIT_MASK(32), | |
1260 | }, | |
1261 | .resource = da850_vpif_capture_resource, | |
1262 | .num_resources = ARRAY_SIZE(da850_vpif_capture_resource), | |
1263 | }; | |
1264 | ||
1265 | int __init da850_register_vpif(void) | |
1266 | { | |
1267 | return platform_device_register(&da850_vpif_dev); | |
1268 | } | |
1269 | ||
1270 | int __init da850_register_vpif_display(struct vpif_display_config | |
1271 | *display_config) | |
1272 | { | |
1273 | da850_vpif_display_dev.dev.platform_data = display_config; | |
1274 | return platform_device_register(&da850_vpif_display_dev); | |
1275 | } | |
1276 | ||
1277 | int __init da850_register_vpif_capture(struct vpif_capture_config | |
1278 | *capture_config) | |
1279 | { | |
1280 | da850_vpif_capture_dev.dev.platform_data = capture_config; | |
1281 | return platform_device_register(&da850_vpif_capture_dev); | |
1282 | } | |
1283 | ||
f606d38d KS |
1284 | static struct davinci_gpio_platform_data da850_gpio_platform_data = { |
1285 | .ngpio = 144, | |
f606d38d KS |
1286 | }; |
1287 | ||
1288 | int __init da850_register_gpio(void) | |
1289 | { | |
1290 | return da8xx_register_gpio(&da850_gpio_platform_data); | |
1291 | } | |
1292 | ||
e1a8d7e2 SR |
1293 | static struct davinci_soc_info davinci_soc_info_da850 = { |
1294 | .io_desc = da850_io_desc, | |
1295 | .io_desc_num = ARRAY_SIZE(da850_io_desc), | |
3347db83 | 1296 | .jtag_id_reg = DA8XX_SYSCFG0_BASE + DA8XX_JTAG_ID_REG, |
e1a8d7e2 SR |
1297 | .ids = da850_ids, |
1298 | .ids_num = ARRAY_SIZE(da850_ids), | |
1299 | .cpu_clks = da850_clks, | |
1300 | .psc_bases = da850_psc_bases, | |
1301 | .psc_bases_num = ARRAY_SIZE(da850_psc_bases), | |
779b0d53 | 1302 | .pinmux_base = DA8XX_SYSCFG0_BASE + 0x120, |
e1a8d7e2 SR |
1303 | .pinmux_pins = da850_pins, |
1304 | .pinmux_pins_num = ARRAY_SIZE(da850_pins), | |
bd808947 | 1305 | .intc_base = DA8XX_CP_INTC_BASE, |
e1a8d7e2 SR |
1306 | .intc_type = DAVINCI_INTC_TYPE_CP_INTC, |
1307 | .intc_irq_prios = da850_default_priorities, | |
1308 | .intc_irq_num = DA850_N_CP_INTC_IRQ, | |
1309 | .timer_info = &da850_timer_info, | |
e1a8d7e2 | 1310 | .emac_pdata = &da8xx_emac_pdata, |
c94472d4 SG |
1311 | .sram_dma = DA8XX_SHARED_RAM_BASE, |
1312 | .sram_len = SZ_128K, | |
e1a8d7e2 SR |
1313 | }; |
1314 | ||
1315 | void __init da850_init(void) | |
1316 | { | |
7aad472b SN |
1317 | unsigned int v; |
1318 | ||
bcd6a1c6 CC |
1319 | davinci_common_init(&davinci_soc_info_da850); |
1320 | ||
d2de0582 SN |
1321 | da8xx_syscfg0_base = ioremap(DA8XX_SYSCFG0_BASE, SZ_4K); |
1322 | if (WARN(!da8xx_syscfg0_base, "Unable to map syscfg0 module")) | |
1323 | return; | |
1324 | ||
1325 | da8xx_syscfg1_base = ioremap(DA8XX_SYSCFG1_BASE, SZ_4K); | |
1326 | if (WARN(!da8xx_syscfg1_base, "Unable to map syscfg1 module")) | |
6a28adef SN |
1327 | return; |
1328 | ||
5d36a332 SN |
1329 | /* |
1330 | * Move the clock source of Async3 domain to PLL1 SYSCLK2. | |
1331 | * This helps keeping the peripherals on this domain insulated | |
1332 | * from CPU frequency changes caused by DVFS. The firmware sets | |
1333 | * both PLL0 and PLL1 to the same frequency so, there should not | |
25985edc | 1334 | * be any noticeable change even in non-DVFS use cases. |
5d36a332 SN |
1335 | */ |
1336 | da850_set_async3_src(1); | |
7aad472b SN |
1337 | |
1338 | /* Unlock writing to PLL0 registers */ | |
1339 | v = __raw_readl(DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP0_REG)); | |
1340 | v &= ~CFGCHIP0_PLL_MASTER_LOCK; | |
1341 | __raw_writel(v, DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP0_REG)); | |
1342 | ||
1343 | /* Unlock writing to PLL1 registers */ | |
1344 | v = __raw_readl(DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP3_REG)); | |
1345 | v &= ~CFGCHIP3_PLL1_MASTER_LOCK; | |
1346 | __raw_writel(v, DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP3_REG)); | |
e1a8d7e2 | 1347 | } |