]>
Commit | Line | Data |
---|---|---|
3d9edf09 VB |
1 | /* |
2 | * TI DaVinci GPIO Support | |
3 | * | |
dce1115b | 4 | * Copyright (c) 2006-2007 David Brownell |
3d9edf09 VB |
5 | * Copyright (c) 2007, MontaVista Software, Inc. <source@mvista.com> |
6 | * | |
7 | * This program is free software; you can redistribute it and/or modify | |
8 | * it under the terms of the GNU General Public License as published by | |
9 | * the Free Software Foundation; either version 2 of the License, or | |
10 | * (at your option) any later version. | |
11 | */ | |
12 | ||
13 | #include <linux/errno.h> | |
14 | #include <linux/kernel.h> | |
15 | #include <linux/list.h> | |
16 | #include <linux/module.h> | |
17 | #include <linux/clk.h> | |
18 | #include <linux/err.h> | |
19 | #include <linux/io.h> | |
20 | #include <linux/irq.h> | |
21 | #include <linux/bitops.h> | |
22 | ||
474dad54 | 23 | #include <mach/cputype.h> |
a09e64fb RK |
24 | #include <mach/irqs.h> |
25 | #include <mach/hardware.h> | |
26 | #include <mach/gpio.h> | |
3d9edf09 VB |
27 | |
28 | #include <asm/mach/irq.h> | |
29 | ||
3d9edf09 | 30 | |
dce1115b | 31 | static DEFINE_SPINLOCK(gpio_lock); |
3d9edf09 | 32 | |
dce1115b DB |
33 | struct davinci_gpio { |
34 | struct gpio_chip chip; | |
35 | struct gpio_controller *__iomem regs; | |
36 | }; | |
3d9edf09 | 37 | |
dce1115b | 38 | static struct davinci_gpio chips[DIV_ROUND_UP(DAVINCI_N_GPIO, 32)]; |
3d9edf09 | 39 | |
474dad54 | 40 | static unsigned __initdata ngpio; |
3d9edf09 VB |
41 | |
42 | /* create a non-inlined version */ | |
474dad54 | 43 | static struct gpio_controller __iomem * __init gpio2controller(unsigned gpio) |
3d9edf09 VB |
44 | { |
45 | return __gpio_to_controller(gpio); | |
46 | } | |
47 | ||
dce1115b DB |
48 | |
49 | /*--------------------------------------------------------------------------*/ | |
50 | ||
3d9edf09 | 51 | /* |
dce1115b DB |
52 | * board setup code *MUST* set PINMUX0 and PINMUX1 as |
53 | * needed, and enable the GPIO clock. | |
3d9edf09 | 54 | */ |
dce1115b DB |
55 | |
56 | static int davinci_direction_in(struct gpio_chip *chip, unsigned offset) | |
3d9edf09 | 57 | { |
dce1115b DB |
58 | struct davinci_gpio *d = container_of(chip, struct davinci_gpio, chip); |
59 | struct gpio_controller *__iomem g = d->regs; | |
60 | u32 temp; | |
3d9edf09 | 61 | |
dce1115b DB |
62 | spin_lock(&gpio_lock); |
63 | temp = __raw_readl(&g->dir); | |
64 | temp |= (1 << offset); | |
65 | __raw_writel(temp, &g->dir); | |
66 | spin_unlock(&gpio_lock); | |
3d9edf09 | 67 | |
dce1115b DB |
68 | return 0; |
69 | } | |
3d9edf09 VB |
70 | |
71 | /* | |
72 | * Read the pin's value (works even if it's set up as output); | |
73 | * returns zero/nonzero. | |
74 | * | |
75 | * Note that changes are synched to the GPIO clock, so reading values back | |
76 | * right after you've set them may give old values. | |
77 | */ | |
dce1115b | 78 | static int davinci_gpio_get(struct gpio_chip *chip, unsigned offset) |
3d9edf09 | 79 | { |
dce1115b DB |
80 | struct davinci_gpio *d = container_of(chip, struct davinci_gpio, chip); |
81 | struct gpio_controller *__iomem g = d->regs; | |
3d9edf09 | 82 | |
dce1115b | 83 | return (1 << offset) & __raw_readl(&g->in_data); |
3d9edf09 | 84 | } |
3d9edf09 | 85 | |
dce1115b DB |
86 | static int |
87 | davinci_direction_out(struct gpio_chip *chip, unsigned offset, int value) | |
3d9edf09 | 88 | { |
dce1115b DB |
89 | struct davinci_gpio *d = container_of(chip, struct davinci_gpio, chip); |
90 | struct gpio_controller *__iomem g = d->regs; | |
3d9edf09 | 91 | u32 temp; |
dce1115b | 92 | u32 mask = 1 << offset; |
3d9edf09 VB |
93 | |
94 | spin_lock(&gpio_lock); | |
3d9edf09 | 95 | temp = __raw_readl(&g->dir); |
dce1115b DB |
96 | temp &= ~mask; |
97 | __raw_writel(mask, value ? &g->set_data : &g->clr_data); | |
3d9edf09 VB |
98 | __raw_writel(temp, &g->dir); |
99 | spin_unlock(&gpio_lock); | |
100 | return 0; | |
101 | } | |
3d9edf09 | 102 | |
dce1115b DB |
103 | /* |
104 | * Assuming the pin is muxed as a gpio output, set its output value. | |
105 | */ | |
106 | static void | |
107 | davinci_gpio_set(struct gpio_chip *chip, unsigned offset, int value) | |
3d9edf09 | 108 | { |
dce1115b DB |
109 | struct davinci_gpio *d = container_of(chip, struct davinci_gpio, chip); |
110 | struct gpio_controller *__iomem g = d->regs; | |
3d9edf09 | 111 | |
dce1115b DB |
112 | __raw_writel((1 << offset), value ? &g->set_data : &g->clr_data); |
113 | } | |
114 | ||
115 | static int __init davinci_gpio_setup(void) | |
116 | { | |
117 | int i, base; | |
118 | ||
474dad54 DB |
119 | /* The gpio banks conceptually expose a segmented bitmap, |
120 | * and "ngpio" is one more than the largest zero-based | |
121 | * bit index that's valid. | |
122 | */ | |
123 | if (cpu_is_davinci_dm355()) { /* or dm335() */ | |
124 | ngpio = 104; | |
125 | } else if (cpu_is_davinci_dm644x()) { /* or dm337() */ | |
126 | ngpio = 71; | |
127 | } else if (cpu_is_davinci_dm646x()) { | |
128 | /* NOTE: each bank has several "reserved" bits, | |
129 | * unusable as GPIOs. Only 33 of the GPIO numbers | |
130 | * are usable, and we're not rejecting the others. | |
131 | */ | |
132 | ngpio = 43; | |
133 | } else { | |
134 | /* if cpu_is_davinci_dm643x() ngpio = 111 */ | |
135 | pr_err("GPIO setup: how many GPIOs?\n"); | |
136 | return -EINVAL; | |
137 | } | |
138 | ||
139 | if (WARN_ON(DAVINCI_N_GPIO < ngpio)) | |
140 | ngpio = DAVINCI_N_GPIO; | |
141 | ||
142 | for (i = 0, base = 0; base < ngpio; i++, base += 32) { | |
dce1115b DB |
143 | chips[i].chip.label = "DaVinci"; |
144 | ||
145 | chips[i].chip.direction_input = davinci_direction_in; | |
146 | chips[i].chip.get = davinci_gpio_get; | |
147 | chips[i].chip.direction_output = davinci_direction_out; | |
148 | chips[i].chip.set = davinci_gpio_set; | |
149 | ||
150 | chips[i].chip.base = base; | |
474dad54 | 151 | chips[i].chip.ngpio = ngpio - base; |
dce1115b DB |
152 | if (chips[i].chip.ngpio > 32) |
153 | chips[i].chip.ngpio = 32; | |
154 | ||
155 | chips[i].regs = gpio2controller(base); | |
156 | ||
157 | gpiochip_add(&chips[i].chip); | |
158 | } | |
3d9edf09 | 159 | |
3d9edf09 VB |
160 | return 0; |
161 | } | |
dce1115b | 162 | pure_initcall(davinci_gpio_setup); |
3d9edf09 | 163 | |
dce1115b | 164 | /*--------------------------------------------------------------------------*/ |
3d9edf09 VB |
165 | /* |
166 | * We expect irqs will normally be set up as input pins, but they can also be | |
167 | * used as output pins ... which is convenient for testing. | |
168 | * | |
474dad54 DB |
169 | * NOTE: The first few GPIOs also have direct INTC hookups in addition |
170 | * to their GPIOBNK0 irq, with a bit less overhead but less flexibility | |
171 | * on triggering (e.g. no edge options). We don't try to use those. | |
3d9edf09 | 172 | * |
474dad54 | 173 | * All those INTC hookups (direct, plus several IRQ banks) can also |
3d9edf09 VB |
174 | * serve as EDMA event triggers. |
175 | */ | |
176 | ||
177 | static void gpio_irq_disable(unsigned irq) | |
178 | { | |
179 | struct gpio_controller *__iomem g = get_irq_chip_data(irq); | |
180 | u32 mask = __gpio_mask(irq_to_gpio(irq)); | |
181 | ||
182 | __raw_writel(mask, &g->clr_falling); | |
183 | __raw_writel(mask, &g->clr_rising); | |
184 | } | |
185 | ||
186 | static void gpio_irq_enable(unsigned irq) | |
187 | { | |
188 | struct gpio_controller *__iomem g = get_irq_chip_data(irq); | |
189 | u32 mask = __gpio_mask(irq_to_gpio(irq)); | |
df4aab46 | 190 | unsigned status = irq_desc[irq].status; |
3d9edf09 | 191 | |
df4aab46 DB |
192 | status &= IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING; |
193 | if (!status) | |
194 | status = IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING; | |
195 | ||
196 | if (status & IRQ_TYPE_EDGE_FALLING) | |
3d9edf09 | 197 | __raw_writel(mask, &g->set_falling); |
df4aab46 | 198 | if (status & IRQ_TYPE_EDGE_RISING) |
3d9edf09 VB |
199 | __raw_writel(mask, &g->set_rising); |
200 | } | |
201 | ||
202 | static int gpio_irq_type(unsigned irq, unsigned trigger) | |
203 | { | |
204 | struct gpio_controller *__iomem g = get_irq_chip_data(irq); | |
205 | u32 mask = __gpio_mask(irq_to_gpio(irq)); | |
206 | ||
207 | if (trigger & ~(IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING)) | |
208 | return -EINVAL; | |
209 | ||
210 | irq_desc[irq].status &= ~IRQ_TYPE_SENSE_MASK; | |
211 | irq_desc[irq].status |= trigger; | |
212 | ||
df4aab46 DB |
213 | /* don't enable the IRQ if it's currently disabled */ |
214 | if (irq_desc[irq].depth == 0) { | |
215 | __raw_writel(mask, (trigger & IRQ_TYPE_EDGE_FALLING) | |
216 | ? &g->set_falling : &g->clr_falling); | |
217 | __raw_writel(mask, (trigger & IRQ_TYPE_EDGE_RISING) | |
218 | ? &g->set_rising : &g->clr_rising); | |
219 | } | |
3d9edf09 VB |
220 | return 0; |
221 | } | |
222 | ||
223 | static struct irq_chip gpio_irqchip = { | |
224 | .name = "GPIO", | |
225 | .enable = gpio_irq_enable, | |
226 | .disable = gpio_irq_disable, | |
227 | .set_type = gpio_irq_type, | |
228 | }; | |
229 | ||
230 | static void | |
231 | gpio_irq_handler(unsigned irq, struct irq_desc *desc) | |
232 | { | |
233 | struct gpio_controller *__iomem g = get_irq_chip_data(irq); | |
234 | u32 mask = 0xffff; | |
235 | ||
236 | /* we only care about one bank */ | |
237 | if (irq & 1) | |
238 | mask <<= 16; | |
239 | ||
240 | /* temporarily mask (level sensitive) parent IRQ */ | |
241 | desc->chip->ack(irq); | |
242 | while (1) { | |
243 | u32 status; | |
3d9edf09 VB |
244 | int n; |
245 | int res; | |
246 | ||
247 | /* ack any irqs */ | |
248 | status = __raw_readl(&g->intstat) & mask; | |
249 | if (!status) | |
250 | break; | |
251 | __raw_writel(status, &g->intstat); | |
252 | if (irq & 1) | |
253 | status >>= 16; | |
254 | ||
255 | /* now demux them to the right lowlevel handler */ | |
256 | n = (int)get_irq_data(irq); | |
3d9edf09 VB |
257 | while (status) { |
258 | res = ffs(status); | |
259 | n += res; | |
d8aa0251 | 260 | generic_handle_irq(n - 1); |
3d9edf09 VB |
261 | status >>= res; |
262 | } | |
263 | } | |
264 | desc->chip->unmask(irq); | |
265 | /* now it may re-trigger */ | |
266 | } | |
267 | ||
268 | /* | |
474dad54 DB |
269 | * NOTE: for suspend/resume, probably best to make a platform_device with |
270 | * suspend_late/resume_resume calls hooking into results of the set_wake() | |
3d9edf09 VB |
271 | * calls ... so if no gpios are wakeup events the clock can be disabled, |
272 | * with outputs left at previously set levels, and so that VDD3P3V.IOPWDN0 | |
474dad54 | 273 | * (dm6446) can be set appropriately for GPIOV33 pins. |
3d9edf09 VB |
274 | */ |
275 | ||
276 | static int __init davinci_gpio_irq_setup(void) | |
277 | { | |
278 | unsigned gpio, irq, bank; | |
474dad54 | 279 | unsigned bank_irq; |
3d9edf09 | 280 | struct clk *clk; |
474dad54 DB |
281 | u32 binten = 0; |
282 | ||
283 | if (cpu_is_davinci_dm355()) { /* or dm335() */ | |
284 | bank_irq = IRQ_DM355_GPIOBNK0; | |
285 | } else if (cpu_is_davinci_dm644x()) { | |
286 | bank_irq = IRQ_GPIOBNK0; | |
287 | } else if (cpu_is_davinci_dm646x()) { | |
288 | bank_irq = IRQ_DM646X_GPIOBNK0; | |
289 | } else { | |
290 | printk(KERN_ERR "Don't know first GPIO bank IRQ.\n"); | |
291 | return -EINVAL; | |
292 | } | |
3d9edf09 VB |
293 | |
294 | clk = clk_get(NULL, "gpio"); | |
295 | if (IS_ERR(clk)) { | |
296 | printk(KERN_ERR "Error %ld getting gpio clock?\n", | |
297 | PTR_ERR(clk)); | |
474dad54 | 298 | return PTR_ERR(clk); |
3d9edf09 | 299 | } |
3d9edf09 VB |
300 | clk_enable(clk); |
301 | ||
474dad54 DB |
302 | for (gpio = 0, irq = gpio_to_irq(0), bank = 0; |
303 | gpio < ngpio; | |
304 | bank++, bank_irq++) { | |
3d9edf09 VB |
305 | struct gpio_controller *__iomem g = gpio2controller(gpio); |
306 | unsigned i; | |
307 | ||
308 | __raw_writel(~0, &g->clr_falling); | |
309 | __raw_writel(~0, &g->clr_rising); | |
310 | ||
311 | /* set up all irqs in this bank */ | |
474dad54 DB |
312 | set_irq_chained_handler(bank_irq, gpio_irq_handler); |
313 | set_irq_chip_data(bank_irq, g); | |
314 | set_irq_data(bank_irq, (void *)irq); | |
3d9edf09 | 315 | |
474dad54 | 316 | for (i = 0; i < 16 && gpio < ngpio; i++, irq++, gpio++) { |
3d9edf09 VB |
317 | set_irq_chip(irq, &gpio_irqchip); |
318 | set_irq_chip_data(irq, g); | |
319 | set_irq_handler(irq, handle_simple_irq); | |
320 | set_irq_flags(irq, IRQF_VALID); | |
321 | } | |
474dad54 DB |
322 | |
323 | binten |= BIT(bank); | |
3d9edf09 VB |
324 | } |
325 | ||
326 | /* BINTEN -- per-bank interrupt enable. genirq would also let these | |
327 | * bits be set/cleared dynamically. | |
328 | */ | |
474dad54 | 329 | __raw_writel(binten, (void *__iomem) |
3d9edf09 VB |
330 | IO_ADDRESS(DAVINCI_GPIO_BASE + 0x08)); |
331 | ||
332 | printk(KERN_INFO "DaVinci: %d gpio irqs\n", irq - gpio_to_irq(0)); | |
333 | ||
334 | return 0; | |
335 | } | |
3d9edf09 | 336 | arch_initcall(davinci_gpio_irq_setup); |