]>
Commit | Line | Data |
---|---|---|
52c543f9 | 1 | /* |
e95dddb3 | 2 | * Copyright 2004-2013 Freescale Semiconductor, Inc. All Rights Reserved. |
52c543f9 QJ |
3 | */ |
4 | ||
5 | /* | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | */ | |
10 | ||
11 | #ifndef __ASM_ARCH_MXC_COMMON_H__ | |
12 | #define __ASM_ARCH_MXC_COMMON_H__ | |
13 | ||
7b6d864b RH |
14 | #include <linux/reboot.h> |
15 | ||
d48866fe | 16 | struct irq_data; |
282b13d0 | 17 | struct platform_device; |
009e63f8 | 18 | struct pt_regs; |
30c730f8 | 19 | struct clk; |
a1f1c7ef | 20 | enum mxc_cpu_pwr_mode; |
282b13d0 | 21 | |
803648db SG |
22 | void mx1_map_io(void); |
23 | void mx21_map_io(void); | |
24 | void mx25_map_io(void); | |
25 | void mx27_map_io(void); | |
26 | void mx31_map_io(void); | |
27 | void mx35_map_io(void); | |
28 | void mx51_map_io(void); | |
29 | void mx53_map_io(void); | |
30 | void imx1_init_early(void); | |
31 | void imx21_init_early(void); | |
32 | void imx25_init_early(void); | |
33 | void imx27_init_early(void); | |
34 | void imx31_init_early(void); | |
35 | void imx35_init_early(void); | |
36 | void imx51_init_early(void); | |
37 | void imx53_init_early(void); | |
38 | void mxc_init_irq(void __iomem *); | |
39 | void tzic_init_irq(void __iomem *); | |
40 | void mx1_init_irq(void); | |
41 | void mx21_init_irq(void); | |
42 | void mx25_init_irq(void); | |
43 | void mx27_init_irq(void); | |
44 | void mx31_init_irq(void); | |
45 | void mx35_init_irq(void); | |
46 | void mx51_init_irq(void); | |
47 | void mx53_init_irq(void); | |
48 | void imx1_soc_init(void); | |
49 | void imx21_soc_init(void); | |
50 | void imx25_soc_init(void); | |
51 | void imx27_soc_init(void); | |
52 | void imx31_soc_init(void); | |
53 | void imx35_soc_init(void); | |
54 | void imx51_soc_init(void); | |
55 | void imx51_init_late(void); | |
56 | void imx53_init_late(void); | |
57 | void epit_timer_init(void __iomem *base, int irq); | |
58 | void mxc_timer_init(void __iomem *, int); | |
59 | int mx1_clocks_init(unsigned long fref); | |
60 | int mx21_clocks_init(unsigned long lref, unsigned long fref); | |
61 | int mx25_clocks_init(void); | |
62 | int mx27_clocks_init(unsigned long fref); | |
63 | int mx31_clocks_init(unsigned long fref); | |
64 | int mx35_clocks_init(void); | |
65 | int mx51_clocks_init(unsigned long ckil, unsigned long osc, | |
a329b48c | 66 | unsigned long ckih1, unsigned long ckih2); |
803648db SG |
67 | int mx25_clocks_init_dt(void); |
68 | int mx27_clocks_init_dt(void); | |
69 | int mx31_clocks_init_dt(void); | |
70 | struct platform_device *mxc_register_gpio(char *name, int id, | |
b78d8e59 | 71 | resource_size_t iobase, resource_size_t iosize, int irq, int irq_high); |
803648db SG |
72 | void mxc_set_cpu_type(unsigned int type); |
73 | void mxc_restart(enum reboot_mode, const char *); | |
74 | void mxc_arch_reset_init(void __iomem *); | |
75 | void mxc_arch_reset_init_dt(void); | |
76 | int mx53_revision(void); | |
77 | void imx_set_aips(void __iomem *); | |
78 | int mxc_device_init(void); | |
bfefdff8 SG |
79 | void imx_set_soc_revision(unsigned int rev); |
80 | unsigned int imx_get_soc_revision(void); | |
f1c6f314 | 81 | void imx_init_revision_from_anatop(void); |
a2887546 | 82 | struct device *imx_soc_device_init(void); |
73d2b4cd | 83 | |
41e7daf2 SG |
84 | enum mxc_cpu_pwr_mode { |
85 | WAIT_CLOCKED, /* wfi only */ | |
86 | WAIT_UNCLOCKED, /* WAIT */ | |
87 | WAIT_UNCLOCKED_POWER_OFF, /* WAIT + SRPG */ | |
88 | STOP_POWER_ON, /* just STOP */ | |
89 | STOP_POWER_OFF, /* STOP + SRPG */ | |
90 | }; | |
91 | ||
3ac804e3 FE |
92 | enum mx3_cpu_pwr_mode { |
93 | MX3_RUN, | |
94 | MX3_WAIT, | |
95 | MX3_DOZE, | |
96 | MX3_SLEEP, | |
97 | }; | |
98 | ||
803648db SG |
99 | void mx3_cpu_lp_set(enum mx3_cpu_pwr_mode mode); |
100 | void imx_print_silicon_rev(const char *cpu, int srev); | |
b6de943b SH |
101 | |
102 | void avic_handle_irq(struct pt_regs *); | |
58a92600 | 103 | void tzic_handle_irq(struct pt_regs *); |
b6de943b SH |
104 | |
105 | #define imx1_handle_irq avic_handle_irq | |
106 | #define imx21_handle_irq avic_handle_irq | |
107 | #define imx25_handle_irq avic_handle_irq | |
108 | #define imx27_handle_irq avic_handle_irq | |
109 | #define imx31_handle_irq avic_handle_irq | |
110 | #define imx35_handle_irq avic_handle_irq | |
374daac4 | 111 | #define imx50_handle_irq tzic_handle_irq |
58a92600 SH |
112 | #define imx51_handle_irq tzic_handle_irq |
113 | #define imx53_handle_irq tzic_handle_irq | |
b6de943b | 114 | |
803648db SG |
115 | void imx_enable_cpu(int cpu, bool enable); |
116 | void imx_set_cpu_jump(int cpu, void *jump_addr); | |
117 | u32 imx_get_cpu_arg(int cpu); | |
118 | void imx_set_cpu_arg(int cpu, u32 arg); | |
119 | void v7_cpu_resume(void); | |
69c31b7a | 120 | #ifdef CONFIG_SMP |
803648db SG |
121 | void v7_secondary_startup(void); |
122 | void imx_scu_map_io(void); | |
123 | void imx_smp_prepare(void); | |
124 | void imx_scu_standby_enable(void); | |
13eed989 SG |
125 | #else |
126 | static inline void imx_scu_map_io(void) {} | |
a1f1c7ef | 127 | static inline void imx_smp_prepare(void) {} |
e5f9dec8 | 128 | static inline void imx_scu_standby_enable(void) {} |
69c31b7a | 129 | #endif |
803648db | 130 | void imx_src_init(void); |
803648db SG |
131 | void imx_gpc_init(void); |
132 | void imx_gpc_pre_suspend(void); | |
133 | void imx_gpc_post_resume(void); | |
134 | void imx_gpc_mask_all(void); | |
135 | void imx_gpc_restore_all(void); | |
d48866fe SG |
136 | void imx_gpc_irq_mask(struct irq_data *d); |
137 | void imx_gpc_irq_unmask(struct irq_data *d); | |
803648db SG |
138 | void imx_anatop_init(void); |
139 | void imx_anatop_pre_suspend(void); | |
140 | void imx_anatop_post_resume(void); | |
141 | int imx6q_set_lpm(enum mxc_cpu_pwr_mode mode); | |
142 | void imx6q_set_chicken_bit(void); | |
143 | ||
144 | void imx_cpu_die(unsigned int cpu); | |
145 | int imx_cpu_kill(unsigned int cpu); | |
e4f2d979 | 146 | |
46ec1b26 | 147 | #ifdef CONFIG_PM |
803648db | 148 | void imx6q_pm_init(void); |
9e8147bb | 149 | void imx6q_pm_set_ccm_base(void __iomem *base); |
803648db | 150 | void imx5_pm_init(void); |
46ec1b26 EM |
151 | #else |
152 | static inline void imx6q_pm_init(void) {} | |
9e8147bb | 153 | static inline void imx6q_pm_set_ccm_base(void __iomem *base) {} |
547dd1e0 | 154 | static inline void imx5_pm_init(void) {} |
46ec1b26 EM |
155 | #endif |
156 | ||
8321b758 | 157 | #ifdef CONFIG_NEON |
803648db | 158 | int mx51_neon_fixup(void); |
8321b758 SG |
159 | #else |
160 | static inline int mx51_neon_fixup(void) { return 0; } | |
161 | #endif | |
162 | ||
e6a07569 | 163 | #ifdef CONFIG_CACHE_L2X0 |
803648db | 164 | void imx_init_l2cache(void); |
e6a07569 SG |
165 | #else |
166 | static inline void imx_init_l2cache(void) {} | |
167 | #endif | |
168 | ||
e4f2d979 MZ |
169 | extern struct smp_operations imx_smp_ops; |
170 | ||
52c543f9 | 171 | #endif |