]>
Commit | Line | Data |
---|---|---|
794d15b2 SS |
1 | /* |
2 | * arch/arm/mach-mv78xx0/irq.c | |
3 | * | |
4 | * MV78xx0 IRQ handling. | |
5 | * | |
6 | * This file is licensed under the terms of the GNU General Public | |
7 | * License version 2. This program is licensed "as is" without any | |
8 | * warranty of any kind, whether express or implied. | |
9 | */ | |
2f8163ba | 10 | #include <linux/gpio.h> |
794d15b2 SS |
11 | #include <linux/kernel.h> |
12 | #include <linux/init.h> | |
13 | #include <linux/pci.h> | |
b95a13d7 | 14 | #include <linux/irq.h> |
fdd8b079 | 15 | #include <mach/bridge-regs.h> |
6f088f1d | 16 | #include <plat/irq.h> |
794d15b2 SS |
17 | #include "common.h" |
18 | ||
b95a13d7 LB |
19 | static void gpio_irq_handler(unsigned int irq, struct irq_desc *desc) |
20 | { | |
21 | BUG_ON(irq < IRQ_MV78XX0_GPIO_0_7 || irq > IRQ_MV78XX0_GPIO_24_31); | |
22 | ||
23 | orion_gpio_irq_handler((irq - IRQ_MV78XX0_GPIO_0_7) << 3); | |
24 | } | |
25 | ||
794d15b2 SS |
26 | void __init mv78xx0_init_irq(void) |
27 | { | |
28 | orion_irq_init(0, (void __iomem *)(IRQ_VIRT_BASE + IRQ_MASK_LOW_OFF)); | |
29 | orion_irq_init(32, (void __iomem *)(IRQ_VIRT_BASE + IRQ_MASK_HIGH_OFF)); | |
1f8081f5 | 30 | orion_irq_init(64, (void __iomem *)(IRQ_VIRT_BASE + IRQ_MASK_ERR_OFF)); |
b95a13d7 LB |
31 | |
32 | /* | |
9eac6d0a LB |
33 | * Initialize gpiolib for GPIOs 0-31. (The GPIO interrupt mask |
34 | * registers for core #1 are at an offset of 0x18 from those of | |
35 | * core #0.) | |
b95a13d7 | 36 | */ |
9eac6d0a LB |
37 | orion_gpio_init(0, 32, GPIO_VIRT_BASE, |
38 | mv78xx0_core_index() ? 0x18 : 0, | |
39 | IRQ_MV78XX0_GPIO_START); | |
6845664a TG |
40 | irq_set_chained_handler(IRQ_MV78XX0_GPIO_0_7, gpio_irq_handler); |
41 | irq_set_chained_handler(IRQ_MV78XX0_GPIO_8_15, gpio_irq_handler); | |
42 | irq_set_chained_handler(IRQ_MV78XX0_GPIO_16_23, gpio_irq_handler); | |
43 | irq_set_chained_handler(IRQ_MV78XX0_GPIO_24_31, gpio_irq_handler); | |
794d15b2 | 44 | } |