]> git.proxmox.com Git - mirror_ubuntu-eoan-kernel.git/blame - arch/arm/mach-nomadik/cpu-8815.c
ARM: nomadik: move remaining PrimeCells to device tree
[mirror_ubuntu-eoan-kernel.git] / arch / arm / mach-nomadik / cpu-8815.c
CommitLineData
28ad94ec
AR
1/*
2 * Copyright STMicroelectronics, 2007.
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
17 */
18
19#include <linux/types.h>
20#include <linux/init.h>
21#include <linux/device.h>
2ec1d359 22#include <linux/amba/bus.h>
3e3c62ca 23#include <linux/platform_device.h>
35b47a40 24#include <linux/io.h>
7c77852d
LW
25#include <linux/slab.h>
26#include <linux/irq.h>
27#include <linux/dma-mapping.h>
f8635abd 28#include <linux/irqchip.h>
4a31bd28 29#include <linux/platform_data/clk-nomadik.h>
bb16bd9b 30#include <linux/platform_data/pinctrl-nomadik.h>
1b542757 31#include <linux/pinctrl/machine.h>
f8635abd
LW
32#include <linux/platform_data/clocksource-nomadik-mtu.h>
33#include <linux/of_irq.h>
34#include <linux/of_address.h>
35#include <linux/of_platform.h>
28ad94ec
AR
36
37#include <mach/hardware.h>
38#include <mach/irqs.h>
f8635abd 39#include <asm/mach/arch.h>
28ad94ec 40#include <asm/mach/map.h>
f8635abd 41#include <asm/mach/time.h>
27bda036 42#include <asm/mach-types.h>
28ad94ec 43
0b260fd4
AR
44#include <asm/cacheflush.h>
45#include <asm/hardware/cache-l2x0.h>
46
61b38753 47#include "cpu-8815.h"
ba327b1e 48
056c78d3
LW
49/* The 8815 has 4 GPIO blocks, let's register them immediately */
50static resource_size_t __initdata cpu8815_gpio_base[] = {
51 NOMADIK_GPIO0_BASE,
52 NOMADIK_GPIO1_BASE,
53 NOMADIK_GPIO2_BASE,
54 NOMADIK_GPIO3_BASE,
3e3c62ca 55};
2ec1d359 56
056c78d3
LW
57static struct platform_device *
58cpu8815_add_gpio(int id, resource_size_t addr, int irq,
59 struct nmk_gpio_platform_data *pdata)
60{
61 struct resource resources[] = {
62 {
63 .start = addr,
64 .end = addr + 127,
65 .flags = IORESOURCE_MEM,
66 },
67 {
68 .start = irq,
69 .end = irq,
70 .flags = IORESOURCE_IRQ,
71 }
72 };
73
74 return platform_device_register_resndata(NULL, "gpio", id,
75 resources, ARRAY_SIZE(resources),
76 pdata, sizeof(*pdata));
77}
2ec1d359 78
056c78d3
LW
79void cpu8815_add_gpios(resource_size_t *base, int num, int irq,
80 struct nmk_gpio_platform_data *pdata)
81{
82 int first = 0;
83 int i;
d2392ba0 84
056c78d3
LW
85 for (i = 0; i < num; i++, first += 32, irq++) {
86 pdata->first_gpio = first;
87 pdata->first_irq = NOMADIK_GPIO_TO_IRQ(first);
88 pdata->num_gpio = 32;
3e3c62ca 89
056c78d3
LW
90 cpu8815_add_gpio(i, base[i], irq, pdata);
91 }
92}
2ec1d359 93
1b542757
LW
94static unsigned long out_low[] = { PIN_OUTPUT_LOW };
95static unsigned long out_high[] = { PIN_OUTPUT_HIGH };
96static unsigned long in_nopull[] = { PIN_INPUT_NOPULL };
97static unsigned long in_pullup[] = { PIN_INPUT_PULLUP };
98
99static struct pinctrl_map __initdata nhk8815_pinmap[] = {
100 PIN_MAP_MUX_GROUP_DEFAULT("uart0", "pinctrl-stn8815", "u0_a_1", "u0"),
101 PIN_MAP_MUX_GROUP_DEFAULT("uart1", "pinctrl-stn8815", "u1_a_1", "u1"),
102 /* Hog in MMC/SD card mux */
103 PIN_MAP_MUX_GROUP_HOG_DEFAULT("pinctrl-stn8815", "mmcsd_a_1", "mmcsd"),
104 /* MCCLK */
105 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO8_B10", out_low),
106 /* MCCMD */
107 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO9_A10", in_pullup),
108 /* MCCMDDIR */
109 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO10_C11", out_high),
110 /* MCDAT3-0 */
111 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO11_B11", in_pullup),
112 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO12_A11", in_pullup),
113 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO13_C12", in_pullup),
114 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO14_B12", in_pullup),
115 /* MCDAT0DIR */
116 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO15_A12", out_high),
117 /* MCDAT31DIR */
118 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO16_C13", out_high),
119 /* MCMSFBCLK */
120 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO24_C15", in_pullup),
121 /* CD input GPIO */
122 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO111_H21", in_nopull),
123 /* CD bias drive */
124 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO112_J21", out_low),
125 /* I2C0 */
126 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO62_D3", in_pullup),
127 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO63_D2", in_pullup),
128 /* I2C1 */
129 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO53_L4", in_pullup),
130 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO54_L3", in_pullup),
131 /* I2C2 */
132 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO73_C21", in_pullup),
133 PIN_MAP_CONFIGS_PIN_HOG_DEFAULT("pinctrl-stn8815", "GPIO74_C20", in_pullup),
134};
135
2601ccfe
LW
136static inline void
137cpu8815_add_pinctrl(struct device *parent, const char *name)
138{
139 struct platform_device_info pdevinfo = {
140 .parent = parent,
141 .name = name,
142 .id = -1,
143 };
144
1b542757 145 pinctrl_register_mappings(nhk8815_pinmap, ARRAY_SIZE(nhk8815_pinmap));
2601ccfe
LW
146 platform_device_register_full(&pdevinfo);
147}
148
2ec1d359
AR
149static int __init cpu8815_init(void)
150{
056c78d3
LW
151 struct nmk_gpio_platform_data pdata = {
152 /* No custom data yet */
153 };
2ec1d359 154
056c78d3
LW
155 cpu8815_add_gpios(cpu8815_gpio_base, ARRAY_SIZE(cpu8815_gpio_base),
156 IRQ_GPIO0, &pdata);
2601ccfe 157 cpu8815_add_pinctrl(NULL, "pinctrl-stn8815");
27bda036
LW
158 if (machine_is_nomadik()) {
159 amba_apb_device_add(NULL, "rng", NOMADIK_RNG_BASE, SZ_4K, 0, 0, NULL, 0);
160 amba_apb_device_add(NULL, "rtc-pl031", NOMADIK_RTC_BASE, SZ_4K, IRQ_RTC_RTT, 0, NULL, 0);
161 }
2ec1d359
AR
162 return 0;
163}
164arch_initcall(cpu8815_init);
165
28ad94ec
AR
166/* All SoC devices live in the same area (see hardware.h) */
167static struct map_desc nomadik_io_desc[] __initdata = {
168 {
169 .virtual = NOMADIK_IO_VIRTUAL,
170 .pfn = __phys_to_pfn(NOMADIK_IO_PHYSICAL),
171 .length = NOMADIK_IO_SIZE,
172 .type = MT_DEVICE,
173 }
174 /* static ram and secured ram may be added later */
175};
176
177void __init cpu8815_map_io(void)
178{
179 iotable_init(nomadik_io_desc, ARRAY_SIZE(nomadik_io_desc));
180}
181
182void __init cpu8815_init_irq(void)
183{
184 /* This modified VIC cell has two register blocks, at 0 and 0x20 */
185 vic_init(io_p2v(NOMADIK_IC_BASE + 0x00), IRQ_VIC_START + 0, ~0, 0);
186 vic_init(io_p2v(NOMADIK_IC_BASE + 0x20), IRQ_VIC_START + 32, ~0, 0);
ba327b1e
LW
187
188 /*
189 * Init clocks here so that they are available for system timer
190 * initialization.
191 */
4a31bd28 192 nomadik_clk_init();
28ad94ec
AR
193}
194
195/*
196 * This function is called from the board init ("init_machine").
28ad94ec
AR
197 */
198 void __init cpu8815_platform_init(void)
199{
0b260fd4
AR
200#ifdef CONFIG_CACHE_L2X0
201 /* At full speed latency must be >=2, so 0x249 in low bits */
202 l2x0_init(io_p2v(NOMADIK_L2CC_BASE), 0x00730249, 0xfe000fff);
203#endif
28ad94ec
AR
204 return;
205}
35b47a40
RK
206
207void cpu8815_restart(char mode, const char *cmd)
208{
209 void __iomem *src_rstsr = io_p2v(NOMADIK_SRC_BASE + 0x18);
210
211 /* FIXME: use egpio when implemented */
212
213 /* Write anything to Reset status register */
214 writel(1, src_rstsr);
215}
f8635abd
LW
216
217#ifdef CONFIG_OF
218
219/* Initial value for SRC control register: all timers use MXTAL/8 source */
220#define SRC_CR_INIT_MASK 0x00007fff
221#define SRC_CR_INIT_VAL 0x2aaa8000
222
223static void __init cpu8815_timer_init_of(void)
224{
225 struct device_node *mtu;
226 void __iomem *base;
227 int irq;
228 u32 src_cr;
229
230 /* We need this to be up now */
231 nomadik_clk_init();
232
233 mtu = of_find_node_by_path("/mtu0");
234 if (!mtu)
235 return;
236 base = of_iomap(mtu, 0);
237 if (WARN_ON(!base))
238 return;
239 irq = irq_of_parse_and_map(mtu, 0);
240
241 pr_info("Remapped MTU @ %p, irq: %d\n", base, irq);
242
243 /* Configure timer sources in "system reset controller" ctrl reg */
244 src_cr = readl(base);
245 src_cr &= SRC_CR_INIT_MASK;
246 src_cr |= SRC_CR_INIT_VAL;
247 writel(src_cr, base);
248
249 nmdk_timer_init(base, irq);
250}
251
252/* These are mostly to get the right device names for the clock lookups */
253static struct of_dev_auxdata cpu8815_auxdata_lookup[] __initdata = {
254 OF_DEV_AUXDATA("arm,primecell", NOMADIK_UART0_BASE,
255 "uart0", NULL),
256 OF_DEV_AUXDATA("arm,primecell", NOMADIK_UART1_BASE,
257 "uart1", NULL),
27bda036
LW
258 OF_DEV_AUXDATA("arm,primecell", NOMADIK_RNG_BASE,
259 "rng", NULL),
260 OF_DEV_AUXDATA("arm,primecell", NOMADIK_RTC_BASE,
261 "rtc-pl031", NULL),
f8635abd
LW
262 { /* sentinel */ },
263};
264
265static void __init cpu8815_init_of(void)
266{
267#ifdef CONFIG_CACHE_L2X0
268 /* At full speed latency must be >=2, so 0x249 in low bits */
269 l2x0_of_init(0x00730249, 0xfe000fff);
270#endif
271 of_platform_populate(NULL, of_default_bus_match_table,
272 cpu8815_auxdata_lookup, NULL);
273}
274
275static const char * cpu8815_board_compat[] = {
276 "calaosystems,usb-s8815",
277 NULL,
278};
279
280DT_MACHINE_START(NOMADIK_DT, "Nomadik STn8815")
281 .map_io = cpu8815_map_io,
282 .init_irq = irqchip_init,
283 .init_time = cpu8815_timer_init_of,
284 .init_machine = cpu8815_init_of,
285 .restart = cpu8815_restart,
286 .dt_compat = cpu8815_board_compat,
287MACHINE_END
288
289#endif