]>
Commit | Line | Data |
---|---|---|
63c85238 PW |
1 | /* |
2 | * omap_hwmod implementation for OMAP2/3/4 | |
3 | * | |
550c8092 | 4 | * Copyright (C) 2009-2011 Nokia Corporation |
30e105c0 | 5 | * Copyright (C) 2011-2012 Texas Instruments, Inc. |
63c85238 | 6 | * |
4788da26 PW |
7 | * Paul Walmsley, BenoƮt Cousson, Kevin Hilman |
8 | * | |
9 | * Created in collaboration with (alphabetical order): Thara Gopinath, | |
10 | * Tony Lindgren, Rajendra Nayak, Vikram Pandita, Sakari Poussa, Anand | |
11 | * Sawant, Santosh Shilimkar, Richard Woodruff | |
63c85238 PW |
12 | * |
13 | * This program is free software; you can redistribute it and/or modify | |
14 | * it under the terms of the GNU General Public License version 2 as | |
15 | * published by the Free Software Foundation. | |
16 | * | |
74ff3a68 PW |
17 | * Introduction |
18 | * ------------ | |
19 | * One way to view an OMAP SoC is as a collection of largely unrelated | |
20 | * IP blocks connected by interconnects. The IP blocks include | |
21 | * devices such as ARM processors, audio serial interfaces, UARTs, | |
22 | * etc. Some of these devices, like the DSP, are created by TI; | |
23 | * others, like the SGX, largely originate from external vendors. In | |
24 | * TI's documentation, on-chip devices are referred to as "OMAP | |
25 | * modules." Some of these IP blocks are identical across several | |
26 | * OMAP versions. Others are revised frequently. | |
63c85238 | 27 | * |
74ff3a68 PW |
28 | * These OMAP modules are tied together by various interconnects. |
29 | * Most of the address and data flow between modules is via OCP-based | |
30 | * interconnects such as the L3 and L4 buses; but there are other | |
31 | * interconnects that distribute the hardware clock tree, handle idle | |
32 | * and reset signaling, supply power, and connect the modules to | |
33 | * various pads or balls on the OMAP package. | |
34 | * | |
35 | * OMAP hwmod provides a consistent way to describe the on-chip | |
36 | * hardware blocks and their integration into the rest of the chip. | |
37 | * This description can be automatically generated from the TI | |
38 | * hardware database. OMAP hwmod provides a standard, consistent API | |
39 | * to reset, enable, idle, and disable these hardware blocks. And | |
40 | * hwmod provides a way for other core code, such as the Linux device | |
41 | * code or the OMAP power management and address space mapping code, | |
42 | * to query the hardware database. | |
43 | * | |
44 | * Using hwmod | |
45 | * ----------- | |
46 | * Drivers won't call hwmod functions directly. That is done by the | |
47 | * omap_device code, and in rare occasions, by custom integration code | |
48 | * in arch/arm/ *omap*. The omap_device code includes functions to | |
49 | * build a struct platform_device using omap_hwmod data, and that is | |
50 | * currently how hwmod data is communicated to drivers and to the | |
51 | * Linux driver model. Most drivers will call omap_hwmod functions only | |
52 | * indirectly, via pm_runtime*() functions. | |
53 | * | |
54 | * From a layering perspective, here is where the OMAP hwmod code | |
55 | * fits into the kernel software stack: | |
56 | * | |
57 | * +-------------------------------+ | |
58 | * | Device driver code | | |
59 | * | (e.g., drivers/) | | |
60 | * +-------------------------------+ | |
61 | * | Linux driver model | | |
62 | * | (platform_device / | | |
63 | * | platform_driver data/code) | | |
64 | * +-------------------------------+ | |
65 | * | OMAP core-driver integration | | |
66 | * |(arch/arm/mach-omap2/devices.c)| | |
67 | * +-------------------------------+ | |
68 | * | omap_device code | | |
69 | * | (../plat-omap/omap_device.c) | | |
70 | * +-------------------------------+ | |
71 | * ----> | omap_hwmod code/data | <----- | |
72 | * | (../mach-omap2/omap_hwmod*) | | |
73 | * +-------------------------------+ | |
74 | * | OMAP clock/PRCM/register fns | | |
edfaf05c | 75 | * | ({read,write}l_relaxed, clk*) | |
74ff3a68 PW |
76 | * +-------------------------------+ |
77 | * | |
78 | * Device drivers should not contain any OMAP-specific code or data in | |
79 | * them. They should only contain code to operate the IP block that | |
80 | * the driver is responsible for. This is because these IP blocks can | |
81 | * also appear in other SoCs, either from TI (such as DaVinci) or from | |
82 | * other manufacturers; and drivers should be reusable across other | |
83 | * platforms. | |
84 | * | |
85 | * The OMAP hwmod code also will attempt to reset and idle all on-chip | |
86 | * devices upon boot. The goal here is for the kernel to be | |
87 | * completely self-reliant and independent from bootloaders. This is | |
88 | * to ensure a repeatable configuration, both to ensure consistent | |
89 | * runtime behavior, and to make it easier for others to reproduce | |
90 | * bugs. | |
91 | * | |
92 | * OMAP module activity states | |
93 | * --------------------------- | |
94 | * The hwmod code considers modules to be in one of several activity | |
95 | * states. IP blocks start out in an UNKNOWN state, then once they | |
96 | * are registered via the hwmod code, proceed to the REGISTERED state. | |
97 | * Once their clock names are resolved to clock pointers, the module | |
98 | * enters the CLKS_INITED state; and finally, once the module has been | |
99 | * reset and the integration registers programmed, the INITIALIZED state | |
100 | * is entered. The hwmod code will then place the module into either | |
101 | * the IDLE state to save power, or in the case of a critical system | |
102 | * module, the ENABLED state. | |
103 | * | |
104 | * OMAP core integration code can then call omap_hwmod*() functions | |
105 | * directly to move the module between the IDLE, ENABLED, and DISABLED | |
106 | * states, as needed. This is done during both the PM idle loop, and | |
107 | * in the OMAP core integration code's implementation of the PM runtime | |
108 | * functions. | |
109 | * | |
110 | * References | |
111 | * ---------- | |
112 | * This is a partial list. | |
63c85238 PW |
113 | * - OMAP2420 Multimedia Processor Silicon Revision 2.1.1, 2.2 (SWPU064) |
114 | * - OMAP2430 Multimedia Device POP Silicon Revision 2.1 (SWPU090) | |
115 | * - OMAP34xx Multimedia Device Silicon Revision 3.1 (SWPU108) | |
116 | * - OMAP4430 Multimedia Device Silicon Revision 1.0 (SWPU140) | |
117 | * - Open Core Protocol Specification 2.2 | |
118 | * | |
119 | * To do: | |
63c85238 PW |
120 | * - handle IO mapping |
121 | * - bus throughput & module latency measurement code | |
122 | * | |
123 | * XXX add tests at the beginning of each function to ensure the hwmod is | |
124 | * in the appropriate state | |
125 | * XXX error return values should be checked to ensure that they are | |
126 | * appropriate | |
127 | */ | |
128 | #undef DEBUG | |
129 | ||
130 | #include <linux/kernel.h> | |
131 | #include <linux/errno.h> | |
132 | #include <linux/io.h> | |
f5b00f6f | 133 | #include <linux/clk.h> |
f5dd3bb5 | 134 | #include <linux/clk-provider.h> |
63c85238 PW |
135 | #include <linux/delay.h> |
136 | #include <linux/err.h> | |
137 | #include <linux/list.h> | |
138 | #include <linux/mutex.h> | |
dc6d1cda | 139 | #include <linux/spinlock.h> |
abc2d545 | 140 | #include <linux/slab.h> |
f7b861b7 | 141 | #include <linux/cpu.h> |
079abade SS |
142 | #include <linux/of.h> |
143 | #include <linux/of_address.h> | |
57c8a661 | 144 | #include <linux/memblock.h> |
63c85238 | 145 | |
49a0a3d8 TL |
146 | #include <linux/platform_data/ti-sysc.h> |
147 | ||
8c879705 TL |
148 | #include <dt-bindings/bus/ti-sysc.h> |
149 | ||
fa200222 PW |
150 | #include <asm/system_misc.h> |
151 | ||
a135eaae | 152 | #include "clock.h" |
2a296c8f | 153 | #include "omap_hwmod.h" |
63c85238 | 154 | |
dbc04161 TL |
155 | #include "soc.h" |
156 | #include "common.h" | |
157 | #include "clockdomain.h" | |
158 | #include "powerdomain.h" | |
ff4ae5d9 PW |
159 | #include "cm2xxx.h" |
160 | #include "cm3xxx.h" | |
1688bf19 | 161 | #include "cm33xx.h" |
b13159af | 162 | #include "prm.h" |
139563ad | 163 | #include "prm3xxx.h" |
d198b514 | 164 | #include "prm44xx.h" |
1688bf19 | 165 | #include "prm33xx.h" |
eaac329d | 166 | #include "prminst44xx.h" |
5165882a | 167 | #include "pm.h" |
63c85238 | 168 | |
63c85238 | 169 | /* Name of the OMAP hwmod for the MPU */ |
5c2c0296 | 170 | #define MPU_INITIATOR_NAME "mpu" |
63c85238 | 171 | |
2221b5cd PW |
172 | /* |
173 | * Number of struct omap_hwmod_link records per struct | |
174 | * omap_hwmod_ocp_if record (master->slave and slave->master) | |
175 | */ | |
176 | #define LINKS_PER_OCP_IF 2 | |
177 | ||
4ebf5b28 TK |
178 | /* |
179 | * Address offset (in bytes) between the reset control and the reset | |
180 | * status registers: 4 bytes on OMAP4 | |
181 | */ | |
182 | #define OMAP4_RST_CTRL_ST_OFFSET 4 | |
183 | ||
9fabc1a2 TK |
184 | /* |
185 | * Maximum length for module clock handle names | |
186 | */ | |
187 | #define MOD_CLK_MAX_NAME_LEN 32 | |
188 | ||
70f05be3 TK |
189 | /** |
190 | * struct clkctrl_provider - clkctrl provider mapping data | |
1b9c30fe TK |
191 | * @num_addrs: number of base address ranges for the provider |
192 | * @addr: base address(es) for the provider | |
193 | * @size: size(s) of the provider address space(s) | |
70f05be3 TK |
194 | * @node: device node associated with the provider |
195 | * @link: list link | |
196 | */ | |
197 | struct clkctrl_provider { | |
1b9c30fe TK |
198 | int num_addrs; |
199 | u32 *addr; | |
200 | u32 *size; | |
70f05be3 TK |
201 | struct device_node *node; |
202 | struct list_head link; | |
203 | }; | |
204 | ||
205 | static LIST_HEAD(clkctrl_providers); | |
206 | ||
9ebfd285 KH |
207 | /** |
208 | * struct omap_hwmod_soc_ops - fn ptrs for some SoC-specific operations | |
209 | * @enable_module: function to enable a module (via MODULEMODE) | |
210 | * @disable_module: function to disable a module (via MODULEMODE) | |
211 | * | |
212 | * XXX Eventually this functionality will be hidden inside the PRM/CM | |
213 | * device drivers. Until then, this should avoid huge blocks of cpu_is_*() | |
214 | * conditionals in this code. | |
215 | */ | |
216 | struct omap_hwmod_soc_ops { | |
217 | void (*enable_module)(struct omap_hwmod *oh); | |
218 | int (*disable_module)(struct omap_hwmod *oh); | |
8f6aa8ee | 219 | int (*wait_target_ready)(struct omap_hwmod *oh); |
b8249cf2 KH |
220 | int (*assert_hardreset)(struct omap_hwmod *oh, |
221 | struct omap_hwmod_rst_info *ohri); | |
222 | int (*deassert_hardreset)(struct omap_hwmod *oh, | |
223 | struct omap_hwmod_rst_info *ohri); | |
224 | int (*is_hardreset_asserted)(struct omap_hwmod *oh, | |
225 | struct omap_hwmod_rst_info *ohri); | |
0a179eaa | 226 | int (*init_clkdm)(struct omap_hwmod *oh); |
e6d3a8b0 RN |
227 | void (*update_context_lost)(struct omap_hwmod *oh); |
228 | int (*get_context_lost)(struct omap_hwmod *oh); | |
9fabc1a2 | 229 | int (*disable_direct_prcm)(struct omap_hwmod *oh); |
6e83ecaa | 230 | u32 (*xlate_clkctrl)(struct omap_hwmod *oh); |
9ebfd285 KH |
231 | }; |
232 | ||
233 | /* soc_ops: adapts the omap_hwmod code to the currently-booted SoC */ | |
234 | static struct omap_hwmod_soc_ops soc_ops; | |
235 | ||
63c85238 PW |
236 | /* omap_hwmod_list contains all registered struct omap_hwmods */ |
237 | static LIST_HEAD(omap_hwmod_list); | |
238 | ||
63c85238 PW |
239 | /* mpu_oh: used to add/remove MPU initiator from sleepdep list */ |
240 | static struct omap_hwmod *mpu_oh; | |
241 | ||
9ebfd285 KH |
242 | /* inited: set to true once the hwmod code is initialized */ |
243 | static bool inited; | |
244 | ||
63c85238 PW |
245 | /* Private functions */ |
246 | ||
247 | /** | |
248 | * _update_sysc_cache - return the module OCP_SYSCONFIG register, keep copy | |
249 | * @oh: struct omap_hwmod * | |
250 | * | |
251 | * Load the current value of the hwmod OCP_SYSCONFIG register into the | |
252 | * struct omap_hwmod for later use. Returns -EINVAL if the hwmod has no | |
253 | * OCP_SYSCONFIG register or 0 upon success. | |
254 | */ | |
255 | static int _update_sysc_cache(struct omap_hwmod *oh) | |
256 | { | |
43b40992 PW |
257 | if (!oh->class->sysc) { |
258 | WARN(1, "omap_hwmod: %s: cannot read OCP_SYSCONFIG: not defined on hwmod's class\n", oh->name); | |
63c85238 PW |
259 | return -EINVAL; |
260 | } | |
261 | ||
262 | /* XXX ensure module interface clock is up */ | |
263 | ||
cc7a1d2a | 264 | oh->_sysc_cache = omap_hwmod_read(oh, oh->class->sysc->sysc_offs); |
63c85238 | 265 | |
43b40992 | 266 | if (!(oh->class->sysc->sysc_flags & SYSC_NO_CACHE)) |
883edfdd | 267 | oh->_int_flags |= _HWMOD_SYSCONFIG_LOADED; |
63c85238 PW |
268 | |
269 | return 0; | |
270 | } | |
271 | ||
272 | /** | |
273 | * _write_sysconfig - write a value to the module's OCP_SYSCONFIG register | |
274 | * @v: OCP_SYSCONFIG value to write | |
275 | * @oh: struct omap_hwmod * | |
276 | * | |
43b40992 PW |
277 | * Write @v into the module class' OCP_SYSCONFIG register, if it has |
278 | * one. No return value. | |
63c85238 PW |
279 | */ |
280 | static void _write_sysconfig(u32 v, struct omap_hwmod *oh) | |
281 | { | |
43b40992 PW |
282 | if (!oh->class->sysc) { |
283 | WARN(1, "omap_hwmod: %s: cannot write OCP_SYSCONFIG: not defined on hwmod's class\n", oh->name); | |
63c85238 PW |
284 | return; |
285 | } | |
286 | ||
287 | /* XXX ensure module interface clock is up */ | |
288 | ||
233cbe5b RN |
289 | /* Module might have lost context, always update cache and register */ |
290 | oh->_sysc_cache = v; | |
aaf2c0fb LV |
291 | |
292 | /* | |
293 | * Some IP blocks (such as RTC) require unlocking of IP before | |
294 | * accessing its registers. If a function pointer is present | |
295 | * to unlock, then call it before accessing sysconfig and | |
296 | * call lock after writing sysconfig. | |
297 | */ | |
298 | if (oh->class->unlock) | |
299 | oh->class->unlock(oh); | |
300 | ||
233cbe5b | 301 | omap_hwmod_write(v, oh, oh->class->sysc->sysc_offs); |
aaf2c0fb LV |
302 | |
303 | if (oh->class->lock) | |
304 | oh->class->lock(oh); | |
63c85238 PW |
305 | } |
306 | ||
307 | /** | |
308 | * _set_master_standbymode: set the OCP_SYSCONFIG MIDLEMODE field in @v | |
309 | * @oh: struct omap_hwmod * | |
310 | * @standbymode: MIDLEMODE field bits | |
311 | * @v: pointer to register contents to modify | |
312 | * | |
313 | * Update the master standby mode bits in @v to be @standbymode for | |
314 | * the @oh hwmod. Does not write to the hardware. Returns -EINVAL | |
315 | * upon error or 0 upon success. | |
316 | */ | |
317 | static int _set_master_standbymode(struct omap_hwmod *oh, u8 standbymode, | |
318 | u32 *v) | |
319 | { | |
358f0e63 TG |
320 | u32 mstandby_mask; |
321 | u8 mstandby_shift; | |
322 | ||
43b40992 PW |
323 | if (!oh->class->sysc || |
324 | !(oh->class->sysc->sysc_flags & SYSC_HAS_MIDLEMODE)) | |
63c85238 PW |
325 | return -EINVAL; |
326 | ||
43b40992 PW |
327 | if (!oh->class->sysc->sysc_fields) { |
328 | WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name); | |
358f0e63 TG |
329 | return -EINVAL; |
330 | } | |
331 | ||
43b40992 | 332 | mstandby_shift = oh->class->sysc->sysc_fields->midle_shift; |
358f0e63 TG |
333 | mstandby_mask = (0x3 << mstandby_shift); |
334 | ||
335 | *v &= ~mstandby_mask; | |
336 | *v |= __ffs(standbymode) << mstandby_shift; | |
63c85238 PW |
337 | |
338 | return 0; | |
339 | } | |
340 | ||
341 | /** | |
342 | * _set_slave_idlemode: set the OCP_SYSCONFIG SIDLEMODE field in @v | |
343 | * @oh: struct omap_hwmod * | |
344 | * @idlemode: SIDLEMODE field bits | |
345 | * @v: pointer to register contents to modify | |
346 | * | |
347 | * Update the slave idle mode bits in @v to be @idlemode for the @oh | |
348 | * hwmod. Does not write to the hardware. Returns -EINVAL upon error | |
349 | * or 0 upon success. | |
350 | */ | |
351 | static int _set_slave_idlemode(struct omap_hwmod *oh, u8 idlemode, u32 *v) | |
352 | { | |
358f0e63 TG |
353 | u32 sidle_mask; |
354 | u8 sidle_shift; | |
355 | ||
43b40992 PW |
356 | if (!oh->class->sysc || |
357 | !(oh->class->sysc->sysc_flags & SYSC_HAS_SIDLEMODE)) | |
63c85238 PW |
358 | return -EINVAL; |
359 | ||
43b40992 PW |
360 | if (!oh->class->sysc->sysc_fields) { |
361 | WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name); | |
358f0e63 TG |
362 | return -EINVAL; |
363 | } | |
364 | ||
43b40992 | 365 | sidle_shift = oh->class->sysc->sysc_fields->sidle_shift; |
358f0e63 TG |
366 | sidle_mask = (0x3 << sidle_shift); |
367 | ||
368 | *v &= ~sidle_mask; | |
369 | *v |= __ffs(idlemode) << sidle_shift; | |
63c85238 PW |
370 | |
371 | return 0; | |
372 | } | |
373 | ||
374 | /** | |
375 | * _set_clockactivity: set OCP_SYSCONFIG.CLOCKACTIVITY bits in @v | |
376 | * @oh: struct omap_hwmod * | |
377 | * @clockact: CLOCKACTIVITY field bits | |
378 | * @v: pointer to register contents to modify | |
379 | * | |
380 | * Update the clockactivity mode bits in @v to be @clockact for the | |
381 | * @oh hwmod. Used for additional powersaving on some modules. Does | |
382 | * not write to the hardware. Returns -EINVAL upon error or 0 upon | |
383 | * success. | |
384 | */ | |
385 | static int _set_clockactivity(struct omap_hwmod *oh, u8 clockact, u32 *v) | |
386 | { | |
358f0e63 TG |
387 | u32 clkact_mask; |
388 | u8 clkact_shift; | |
389 | ||
43b40992 PW |
390 | if (!oh->class->sysc || |
391 | !(oh->class->sysc->sysc_flags & SYSC_HAS_CLOCKACTIVITY)) | |
63c85238 PW |
392 | return -EINVAL; |
393 | ||
43b40992 PW |
394 | if (!oh->class->sysc->sysc_fields) { |
395 | WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name); | |
358f0e63 TG |
396 | return -EINVAL; |
397 | } | |
398 | ||
43b40992 | 399 | clkact_shift = oh->class->sysc->sysc_fields->clkact_shift; |
358f0e63 TG |
400 | clkact_mask = (0x3 << clkact_shift); |
401 | ||
402 | *v &= ~clkact_mask; | |
403 | *v |= clockact << clkact_shift; | |
63c85238 PW |
404 | |
405 | return 0; | |
406 | } | |
407 | ||
408 | /** | |
313a76ee | 409 | * _set_softreset: set OCP_SYSCONFIG.SOFTRESET bit in @v |
63c85238 PW |
410 | * @oh: struct omap_hwmod * |
411 | * @v: pointer to register contents to modify | |
412 | * | |
413 | * Set the SOFTRESET bit in @v for hwmod @oh. Returns -EINVAL upon | |
414 | * error or 0 upon success. | |
415 | */ | |
416 | static int _set_softreset(struct omap_hwmod *oh, u32 *v) | |
417 | { | |
358f0e63 TG |
418 | u32 softrst_mask; |
419 | ||
43b40992 PW |
420 | if (!oh->class->sysc || |
421 | !(oh->class->sysc->sysc_flags & SYSC_HAS_SOFTRESET)) | |
63c85238 PW |
422 | return -EINVAL; |
423 | ||
43b40992 PW |
424 | if (!oh->class->sysc->sysc_fields) { |
425 | WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name); | |
358f0e63 TG |
426 | return -EINVAL; |
427 | } | |
428 | ||
43b40992 | 429 | softrst_mask = (0x1 << oh->class->sysc->sysc_fields->srst_shift); |
358f0e63 TG |
430 | |
431 | *v |= softrst_mask; | |
63c85238 PW |
432 | |
433 | return 0; | |
434 | } | |
435 | ||
313a76ee RQ |
436 | /** |
437 | * _clear_softreset: clear OCP_SYSCONFIG.SOFTRESET bit in @v | |
438 | * @oh: struct omap_hwmod * | |
439 | * @v: pointer to register contents to modify | |
440 | * | |
441 | * Clear the SOFTRESET bit in @v for hwmod @oh. Returns -EINVAL upon | |
442 | * error or 0 upon success. | |
443 | */ | |
444 | static int _clear_softreset(struct omap_hwmod *oh, u32 *v) | |
445 | { | |
446 | u32 softrst_mask; | |
447 | ||
448 | if (!oh->class->sysc || | |
449 | !(oh->class->sysc->sysc_flags & SYSC_HAS_SOFTRESET)) | |
450 | return -EINVAL; | |
451 | ||
452 | if (!oh->class->sysc->sysc_fields) { | |
453 | WARN(1, | |
454 | "omap_hwmod: %s: sysc_fields absent for sysconfig class\n", | |
455 | oh->name); | |
456 | return -EINVAL; | |
457 | } | |
458 | ||
459 | softrst_mask = (0x1 << oh->class->sysc->sysc_fields->srst_shift); | |
460 | ||
461 | *v &= ~softrst_mask; | |
462 | ||
463 | return 0; | |
464 | } | |
465 | ||
613ad0e9 TK |
466 | /** |
467 | * _wait_softreset_complete - wait for an OCP softreset to complete | |
468 | * @oh: struct omap_hwmod * to wait on | |
469 | * | |
470 | * Wait until the IP block represented by @oh reports that its OCP | |
471 | * softreset is complete. This can be triggered by software (see | |
472 | * _ocp_softreset()) or by hardware upon returning from off-mode (one | |
473 | * example is HSMMC). Waits for up to MAX_MODULE_SOFTRESET_WAIT | |
474 | * microseconds. Returns the number of microseconds waited. | |
475 | */ | |
476 | static int _wait_softreset_complete(struct omap_hwmod *oh) | |
477 | { | |
478 | struct omap_hwmod_class_sysconfig *sysc; | |
479 | u32 softrst_mask; | |
480 | int c = 0; | |
481 | ||
482 | sysc = oh->class->sysc; | |
483 | ||
103fd8e7 | 484 | if (sysc->sysc_flags & SYSS_HAS_RESET_STATUS && sysc->syss_offs > 0) |
613ad0e9 TK |
485 | omap_test_timeout((omap_hwmod_read(oh, sysc->syss_offs) |
486 | & SYSS_RESETDONE_MASK), | |
487 | MAX_MODULE_SOFTRESET_WAIT, c); | |
488 | else if (sysc->sysc_flags & SYSC_HAS_RESET_STATUS) { | |
489 | softrst_mask = (0x1 << sysc->sysc_fields->srst_shift); | |
490 | omap_test_timeout(!(omap_hwmod_read(oh, sysc->sysc_offs) | |
491 | & softrst_mask), | |
492 | MAX_MODULE_SOFTRESET_WAIT, c); | |
493 | } | |
494 | ||
495 | return c; | |
496 | } | |
497 | ||
6668546f KVA |
498 | /** |
499 | * _set_dmadisable: set OCP_SYSCONFIG.DMADISABLE bit in @v | |
500 | * @oh: struct omap_hwmod * | |
501 | * | |
502 | * The DMADISABLE bit is a semi-automatic bit present in sysconfig register | |
503 | * of some modules. When the DMA must perform read/write accesses, the | |
504 | * DMADISABLE bit is cleared by the hardware. But when the DMA must stop | |
505 | * for power management, software must set the DMADISABLE bit back to 1. | |
506 | * | |
507 | * Set the DMADISABLE bit in @v for hwmod @oh. Returns -EINVAL upon | |
508 | * error or 0 upon success. | |
509 | */ | |
510 | static int _set_dmadisable(struct omap_hwmod *oh) | |
511 | { | |
512 | u32 v; | |
513 | u32 dmadisable_mask; | |
514 | ||
515 | if (!oh->class->sysc || | |
516 | !(oh->class->sysc->sysc_flags & SYSC_HAS_DMADISABLE)) | |
517 | return -EINVAL; | |
518 | ||
519 | if (!oh->class->sysc->sysc_fields) { | |
520 | WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name); | |
521 | return -EINVAL; | |
522 | } | |
523 | ||
524 | /* clocks must be on for this operation */ | |
525 | if (oh->_state != _HWMOD_STATE_ENABLED) { | |
526 | pr_warn("omap_hwmod: %s: dma can be disabled only from enabled state\n", oh->name); | |
527 | return -EINVAL; | |
528 | } | |
529 | ||
530 | pr_debug("omap_hwmod: %s: setting DMADISABLE\n", oh->name); | |
531 | ||
532 | v = oh->_sysc_cache; | |
533 | dmadisable_mask = | |
534 | (0x1 << oh->class->sysc->sysc_fields->dmadisable_shift); | |
535 | v |= dmadisable_mask; | |
536 | _write_sysconfig(v, oh); | |
537 | ||
538 | return 0; | |
539 | } | |
540 | ||
726072e5 PW |
541 | /** |
542 | * _set_module_autoidle: set the OCP_SYSCONFIG AUTOIDLE field in @v | |
543 | * @oh: struct omap_hwmod * | |
544 | * @autoidle: desired AUTOIDLE bitfield value (0 or 1) | |
545 | * @v: pointer to register contents to modify | |
546 | * | |
547 | * Update the module autoidle bit in @v to be @autoidle for the @oh | |
548 | * hwmod. The autoidle bit controls whether the module can gate | |
549 | * internal clocks automatically when it isn't doing anything; the | |
550 | * exact function of this bit varies on a per-module basis. This | |
551 | * function does not write to the hardware. Returns -EINVAL upon | |
552 | * error or 0 upon success. | |
553 | */ | |
554 | static int _set_module_autoidle(struct omap_hwmod *oh, u8 autoidle, | |
555 | u32 *v) | |
556 | { | |
358f0e63 TG |
557 | u32 autoidle_mask; |
558 | u8 autoidle_shift; | |
559 | ||
43b40992 PW |
560 | if (!oh->class->sysc || |
561 | !(oh->class->sysc->sysc_flags & SYSC_HAS_AUTOIDLE)) | |
726072e5 PW |
562 | return -EINVAL; |
563 | ||
43b40992 PW |
564 | if (!oh->class->sysc->sysc_fields) { |
565 | WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name); | |
358f0e63 TG |
566 | return -EINVAL; |
567 | } | |
568 | ||
43b40992 | 569 | autoidle_shift = oh->class->sysc->sysc_fields->autoidle_shift; |
8985b63d | 570 | autoidle_mask = (0x1 << autoidle_shift); |
358f0e63 TG |
571 | |
572 | *v &= ~autoidle_mask; | |
573 | *v |= autoidle << autoidle_shift; | |
726072e5 PW |
574 | |
575 | return 0; | |
576 | } | |
577 | ||
63c85238 PW |
578 | /** |
579 | * _enable_wakeup: set OCP_SYSCONFIG.ENAWAKEUP bit in the hardware | |
580 | * @oh: struct omap_hwmod * | |
581 | * | |
582 | * Allow the hardware module @oh to send wakeups. Returns -EINVAL | |
583 | * upon error or 0 upon success. | |
584 | */ | |
5a7ddcbd | 585 | static int _enable_wakeup(struct omap_hwmod *oh, u32 *v) |
63c85238 | 586 | { |
43b40992 | 587 | if (!oh->class->sysc || |
86009eb3 | 588 | !((oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) || |
724019b0 BC |
589 | (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) || |
590 | (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP))) | |
63c85238 PW |
591 | return -EINVAL; |
592 | ||
43b40992 PW |
593 | if (!oh->class->sysc->sysc_fields) { |
594 | WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name); | |
358f0e63 TG |
595 | return -EINVAL; |
596 | } | |
597 | ||
1fe74113 BC |
598 | if (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) |
599 | *v |= 0x1 << oh->class->sysc->sysc_fields->enwkup_shift; | |
63c85238 | 600 | |
86009eb3 BC |
601 | if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) |
602 | _set_slave_idlemode(oh, HWMOD_IDLEMODE_SMART_WKUP, v); | |
724019b0 BC |
603 | if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP) |
604 | _set_master_standbymode(oh, HWMOD_IDLEMODE_SMART_WKUP, v); | |
86009eb3 | 605 | |
63c85238 PW |
606 | /* XXX test pwrdm_get_wken for this hwmod's subsystem */ |
607 | ||
63c85238 PW |
608 | return 0; |
609 | } | |
610 | ||
611 | /** | |
612 | * _disable_wakeup: clear OCP_SYSCONFIG.ENAWAKEUP bit in the hardware | |
613 | * @oh: struct omap_hwmod * | |
614 | * | |
615 | * Prevent the hardware module @oh to send wakeups. Returns -EINVAL | |
616 | * upon error or 0 upon success. | |
617 | */ | |
5a7ddcbd | 618 | static int _disable_wakeup(struct omap_hwmod *oh, u32 *v) |
63c85238 | 619 | { |
43b40992 | 620 | if (!oh->class->sysc || |
86009eb3 | 621 | !((oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) || |
724019b0 BC |
622 | (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) || |
623 | (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP))) | |
63c85238 PW |
624 | return -EINVAL; |
625 | ||
43b40992 PW |
626 | if (!oh->class->sysc->sysc_fields) { |
627 | WARN(1, "omap_hwmod: %s: offset struct for sysconfig not provided in class\n", oh->name); | |
358f0e63 TG |
628 | return -EINVAL; |
629 | } | |
630 | ||
1fe74113 BC |
631 | if (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP) |
632 | *v &= ~(0x1 << oh->class->sysc->sysc_fields->enwkup_shift); | |
63c85238 | 633 | |
86009eb3 BC |
634 | if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) |
635 | _set_slave_idlemode(oh, HWMOD_IDLEMODE_SMART, v); | |
724019b0 | 636 | if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP) |
561038f0 | 637 | _set_master_standbymode(oh, HWMOD_IDLEMODE_SMART, v); |
86009eb3 | 638 | |
63c85238 PW |
639 | /* XXX test pwrdm_get_wken for this hwmod's subsystem */ |
640 | ||
63c85238 PW |
641 | return 0; |
642 | } | |
643 | ||
f5dd3bb5 RN |
644 | static struct clockdomain *_get_clkdm(struct omap_hwmod *oh) |
645 | { | |
c4a1ea2c RN |
646 | struct clk_hw_omap *clk; |
647 | ||
f5dd3bb5 RN |
648 | if (oh->clkdm) { |
649 | return oh->clkdm; | |
650 | } else if (oh->_clk) { | |
924f9498 TK |
651 | if (__clk_get_flags(oh->_clk) & CLK_IS_BASIC) |
652 | return NULL; | |
f5dd3bb5 RN |
653 | clk = to_clk_hw_omap(__clk_get_hw(oh->_clk)); |
654 | return clk->clkdm; | |
f5dd3bb5 RN |
655 | } |
656 | return NULL; | |
657 | } | |
658 | ||
63c85238 PW |
659 | /** |
660 | * _add_initiator_dep: prevent @oh from smart-idling while @init_oh is active | |
661 | * @oh: struct omap_hwmod * | |
662 | * | |
663 | * Prevent the hardware module @oh from entering idle while the | |
664 | * hardare module initiator @init_oh is active. Useful when a module | |
665 | * will be accessed by a particular initiator (e.g., if a module will | |
666 | * be accessed by the IVA, there should be a sleepdep between the IVA | |
667 | * initiator and the module). Only applies to modules in smart-idle | |
570b54c7 PW |
668 | * mode. If the clockdomain is marked as not needing autodeps, return |
669 | * 0 without doing anything. Otherwise, returns -EINVAL upon error or | |
670 | * passes along clkdm_add_sleepdep() value upon success. | |
63c85238 PW |
671 | */ |
672 | static int _add_initiator_dep(struct omap_hwmod *oh, struct omap_hwmod *init_oh) | |
673 | { | |
f5dd3bb5 RN |
674 | struct clockdomain *clkdm, *init_clkdm; |
675 | ||
676 | clkdm = _get_clkdm(oh); | |
677 | init_clkdm = _get_clkdm(init_oh); | |
678 | ||
679 | if (!clkdm || !init_clkdm) | |
63c85238 PW |
680 | return -EINVAL; |
681 | ||
f5dd3bb5 | 682 | if (clkdm && clkdm->flags & CLKDM_NO_AUTODEPS) |
570b54c7 PW |
683 | return 0; |
684 | ||
f5dd3bb5 | 685 | return clkdm_add_sleepdep(clkdm, init_clkdm); |
63c85238 PW |
686 | } |
687 | ||
688 | /** | |
689 | * _del_initiator_dep: allow @oh to smart-idle even if @init_oh is active | |
690 | * @oh: struct omap_hwmod * | |
691 | * | |
692 | * Allow the hardware module @oh to enter idle while the hardare | |
693 | * module initiator @init_oh is active. Useful when a module will not | |
694 | * be accessed by a particular initiator (e.g., if a module will not | |
695 | * be accessed by the IVA, there should be no sleepdep between the IVA | |
696 | * initiator and the module). Only applies to modules in smart-idle | |
570b54c7 PW |
697 | * mode. If the clockdomain is marked as not needing autodeps, return |
698 | * 0 without doing anything. Returns -EINVAL upon error or passes | |
699 | * along clkdm_del_sleepdep() value upon success. | |
63c85238 PW |
700 | */ |
701 | static int _del_initiator_dep(struct omap_hwmod *oh, struct omap_hwmod *init_oh) | |
702 | { | |
f5dd3bb5 RN |
703 | struct clockdomain *clkdm, *init_clkdm; |
704 | ||
705 | clkdm = _get_clkdm(oh); | |
706 | init_clkdm = _get_clkdm(init_oh); | |
707 | ||
708 | if (!clkdm || !init_clkdm) | |
63c85238 PW |
709 | return -EINVAL; |
710 | ||
f5dd3bb5 | 711 | if (clkdm && clkdm->flags & CLKDM_NO_AUTODEPS) |
570b54c7 PW |
712 | return 0; |
713 | ||
f5dd3bb5 | 714 | return clkdm_del_sleepdep(clkdm, init_clkdm); |
63c85238 PW |
715 | } |
716 | ||
70f05be3 TK |
717 | static const struct of_device_id ti_clkctrl_match_table[] __initconst = { |
718 | { .compatible = "ti,clkctrl" }, | |
719 | { } | |
720 | }; | |
721 | ||
0ca14cde | 722 | static int __init _setup_clkctrl_provider(struct device_node *np) |
70f05be3 TK |
723 | { |
724 | const __be32 *addrp; | |
725 | struct clkctrl_provider *provider; | |
6e83ecaa | 726 | u64 size; |
1b9c30fe | 727 | int i; |
70f05be3 | 728 | |
7e1c4e27 | 729 | provider = memblock_alloc(sizeof(*provider), SMP_CACHE_BYTES); |
70f05be3 TK |
730 | if (!provider) |
731 | return -ENOMEM; | |
732 | ||
70f05be3 TK |
733 | provider->node = np; |
734 | ||
1b9c30fe TK |
735 | provider->num_addrs = |
736 | of_property_count_elems_of_size(np, "reg", sizeof(u32)) / 2; | |
737 | ||
738 | provider->addr = | |
7e1c4e27 MR |
739 | memblock_alloc(sizeof(void *) * provider->num_addrs, |
740 | SMP_CACHE_BYTES); | |
1b9c30fe TK |
741 | if (!provider->addr) |
742 | return -ENOMEM; | |
743 | ||
744 | provider->size = | |
7e1c4e27 MR |
745 | memblock_alloc(sizeof(u32) * provider->num_addrs, |
746 | SMP_CACHE_BYTES); | |
1b9c30fe TK |
747 | if (!provider->size) |
748 | return -ENOMEM; | |
749 | ||
750 | for (i = 0; i < provider->num_addrs; i++) { | |
751 | addrp = of_get_address(np, i, &size, NULL); | |
752 | provider->addr[i] = (u32)of_translate_address(np, addrp); | |
753 | provider->size[i] = size; | |
754 | pr_debug("%s: %pOF: %x...%x\n", __func__, np, provider->addr[i], | |
755 | provider->addr[i] + provider->size[i]); | |
756 | } | |
70f05be3 TK |
757 | |
758 | list_add(&provider->link, &clkctrl_providers); | |
759 | ||
760 | return 0; | |
761 | } | |
762 | ||
0ca14cde | 763 | static int __init _init_clkctrl_providers(void) |
70f05be3 TK |
764 | { |
765 | struct device_node *np; | |
766 | int ret = 0; | |
767 | ||
768 | for_each_matching_node(np, ti_clkctrl_match_table) { | |
769 | ret = _setup_clkctrl_provider(np); | |
770 | if (ret) | |
771 | break; | |
772 | } | |
773 | ||
774 | return ret; | |
775 | } | |
776 | ||
6e83ecaa | 777 | static u32 _omap4_xlate_clkctrl(struct omap_hwmod *oh) |
70f05be3 | 778 | { |
6e83ecaa TK |
779 | if (!oh->prcm.omap4.modulemode) |
780 | return 0; | |
781 | ||
782 | return omap_cm_xlate_clkctrl(oh->clkdm->prcm_partition, | |
783 | oh->clkdm->cm_inst, | |
784 | oh->prcm.omap4.clkctrl_offs); | |
70f05be3 TK |
785 | } |
786 | ||
787 | static struct clk *_lookup_clkctrl_clk(struct omap_hwmod *oh) | |
788 | { | |
789 | struct clkctrl_provider *provider; | |
790 | struct clk *clk; | |
6e83ecaa | 791 | u32 addr; |
70f05be3 TK |
792 | |
793 | if (!soc_ops.xlate_clkctrl) | |
794 | return NULL; | |
795 | ||
6e83ecaa TK |
796 | addr = soc_ops.xlate_clkctrl(oh); |
797 | if (!addr) | |
798 | return NULL; | |
799 | ||
800 | pr_debug("%s: %s: addr=%x\n", __func__, oh->name, addr); | |
801 | ||
70f05be3 | 802 | list_for_each_entry(provider, &clkctrl_providers, link) { |
1b9c30fe TK |
803 | int i; |
804 | ||
805 | for (i = 0; i < provider->num_addrs; i++) { | |
806 | if (provider->addr[i] <= addr && | |
807 | provider->addr[i] + provider->size[i] > addr) { | |
808 | struct of_phandle_args clkspec; | |
70f05be3 | 809 | |
1b9c30fe TK |
810 | clkspec.np = provider->node; |
811 | clkspec.args_count = 2; | |
812 | clkspec.args[0] = addr - provider->addr[0]; | |
813 | clkspec.args[1] = 0; | |
70f05be3 | 814 | |
1b9c30fe | 815 | clk = of_clk_get_from_provider(&clkspec); |
70f05be3 | 816 | |
1b9c30fe TK |
817 | pr_debug("%s: %s got %p (offset=%x, provider=%pOF)\n", |
818 | __func__, oh->name, clk, | |
819 | clkspec.args[0], provider->node); | |
6e83ecaa | 820 | |
1b9c30fe TK |
821 | return clk; |
822 | } | |
70f05be3 TK |
823 | } |
824 | } | |
825 | ||
826 | return NULL; | |
827 | } | |
828 | ||
63c85238 PW |
829 | /** |
830 | * _init_main_clk - get a struct clk * for the the hwmod's main functional clk | |
831 | * @oh: struct omap_hwmod * | |
832 | * | |
833 | * Called from _init_clocks(). Populates the @oh _clk (main | |
9fabc1a2 TK |
834 | * functional clock pointer) if a clock matching the hwmod name is found, |
835 | * or a main_clk is present. Returns 0 on success or -EINVAL on error. | |
63c85238 PW |
836 | */ |
837 | static int _init_main_clk(struct omap_hwmod *oh) | |
838 | { | |
63c85238 | 839 | int ret = 0; |
70f05be3 | 840 | struct clk *clk = NULL; |
63c85238 | 841 | |
70f05be3 | 842 | clk = _lookup_clkctrl_clk(oh); |
9fabc1a2 | 843 | |
70f05be3 TK |
844 | if (!IS_ERR_OR_NULL(clk)) { |
845 | pr_debug("%s: mapped main_clk %s for %s\n", __func__, | |
846 | __clk_get_name(clk), oh->name); | |
847 | oh->main_clk = __clk_get_name(clk); | |
9fabc1a2 TK |
848 | oh->_clk = clk; |
849 | soc_ops.disable_direct_prcm(oh); | |
9fabc1a2 TK |
850 | } else { |
851 | if (!oh->main_clk) | |
852 | return 0; | |
853 | ||
854 | oh->_clk = clk_get(NULL, oh->main_clk); | |
855 | } | |
63c85238 | 856 | |
6ea74cb9 | 857 | if (IS_ERR(oh->_clk)) { |
3d0cb73e JP |
858 | pr_warn("omap_hwmod: %s: cannot clk_get main_clk %s\n", |
859 | oh->name, oh->main_clk); | |
63403384 | 860 | return -EINVAL; |
dc75925d | 861 | } |
4d7cb45e RN |
862 | /* |
863 | * HACK: This needs a re-visit once clk_prepare() is implemented | |
864 | * to do something meaningful. Today its just a no-op. | |
865 | * If clk_prepare() is used at some point to do things like | |
866 | * voltage scaling etc, then this would have to be moved to | |
867 | * some point where subsystems like i2c and pmic become | |
868 | * available. | |
869 | */ | |
870 | clk_prepare(oh->_clk); | |
63c85238 | 871 | |
f5dd3bb5 | 872 | if (!_get_clkdm(oh)) |
3bb05dbf | 873 | pr_debug("omap_hwmod: %s: missing clockdomain for %s.\n", |
5dcc3b97 | 874 | oh->name, oh->main_clk); |
81d7c6ff | 875 | |
63c85238 PW |
876 | return ret; |
877 | } | |
878 | ||
879 | /** | |
887adeac | 880 | * _init_interface_clks - get a struct clk * for the the hwmod's interface clks |
63c85238 PW |
881 | * @oh: struct omap_hwmod * |
882 | * | |
883 | * Called from _init_clocks(). Populates the @oh OCP slave interface | |
884 | * clock pointers. Returns 0 on success or -EINVAL on error. | |
885 | */ | |
886 | static int _init_interface_clks(struct omap_hwmod *oh) | |
887 | { | |
5d95dde7 | 888 | struct omap_hwmod_ocp_if *os; |
63c85238 | 889 | struct clk *c; |
63c85238 PW |
890 | int ret = 0; |
891 | ||
b8e1bddc | 892 | list_for_each_entry(os, &oh->slave_ports, node) { |
50ebdac2 | 893 | if (!os->clk) |
63c85238 PW |
894 | continue; |
895 | ||
6ea74cb9 RN |
896 | c = clk_get(NULL, os->clk); |
897 | if (IS_ERR(c)) { | |
3d0cb73e JP |
898 | pr_warn("omap_hwmod: %s: cannot clk_get interface_clk %s\n", |
899 | oh->name, os->clk); | |
63c85238 | 900 | ret = -EINVAL; |
0e7dc862 | 901 | continue; |
dc75925d | 902 | } |
63c85238 | 903 | os->_clk = c; |
4d7cb45e RN |
904 | /* |
905 | * HACK: This needs a re-visit once clk_prepare() is implemented | |
906 | * to do something meaningful. Today its just a no-op. | |
907 | * If clk_prepare() is used at some point to do things like | |
908 | * voltage scaling etc, then this would have to be moved to | |
909 | * some point where subsystems like i2c and pmic become | |
910 | * available. | |
911 | */ | |
912 | clk_prepare(os->_clk); | |
63c85238 PW |
913 | } |
914 | ||
915 | return ret; | |
916 | } | |
917 | ||
918 | /** | |
919 | * _init_opt_clk - get a struct clk * for the the hwmod's optional clocks | |
920 | * @oh: struct omap_hwmod * | |
921 | * | |
922 | * Called from _init_clocks(). Populates the @oh omap_hwmod_opt_clk | |
923 | * clock pointers. Returns 0 on success or -EINVAL on error. | |
924 | */ | |
925 | static int _init_opt_clks(struct omap_hwmod *oh) | |
926 | { | |
927 | struct omap_hwmod_opt_clk *oc; | |
928 | struct clk *c; | |
929 | int i; | |
930 | int ret = 0; | |
931 | ||
932 | for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++) { | |
6ea74cb9 RN |
933 | c = clk_get(NULL, oc->clk); |
934 | if (IS_ERR(c)) { | |
3d0cb73e JP |
935 | pr_warn("omap_hwmod: %s: cannot clk_get opt_clk %s\n", |
936 | oh->name, oc->clk); | |
63c85238 | 937 | ret = -EINVAL; |
0e7dc862 | 938 | continue; |
dc75925d | 939 | } |
63c85238 | 940 | oc->_clk = c; |
4d7cb45e RN |
941 | /* |
942 | * HACK: This needs a re-visit once clk_prepare() is implemented | |
943 | * to do something meaningful. Today its just a no-op. | |
944 | * If clk_prepare() is used at some point to do things like | |
945 | * voltage scaling etc, then this would have to be moved to | |
946 | * some point where subsystems like i2c and pmic become | |
947 | * available. | |
948 | */ | |
949 | clk_prepare(oc->_clk); | |
63c85238 PW |
950 | } |
951 | ||
952 | return ret; | |
953 | } | |
954 | ||
c12ba8ce PU |
955 | static void _enable_optional_clocks(struct omap_hwmod *oh) |
956 | { | |
957 | struct omap_hwmod_opt_clk *oc; | |
958 | int i; | |
959 | ||
960 | pr_debug("omap_hwmod: %s: enabling optional clocks\n", oh->name); | |
961 | ||
962 | for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++) | |
963 | if (oc->_clk) { | |
964 | pr_debug("omap_hwmod: enable %s:%s\n", oc->role, | |
965 | __clk_get_name(oc->_clk)); | |
966 | clk_enable(oc->_clk); | |
967 | } | |
968 | } | |
969 | ||
970 | static void _disable_optional_clocks(struct omap_hwmod *oh) | |
971 | { | |
972 | struct omap_hwmod_opt_clk *oc; | |
973 | int i; | |
974 | ||
975 | pr_debug("omap_hwmod: %s: disabling optional clocks\n", oh->name); | |
976 | ||
977 | for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++) | |
978 | if (oc->_clk) { | |
979 | pr_debug("omap_hwmod: disable %s:%s\n", oc->role, | |
980 | __clk_get_name(oc->_clk)); | |
981 | clk_disable(oc->_clk); | |
982 | } | |
983 | } | |
984 | ||
63c85238 PW |
985 | /** |
986 | * _enable_clocks - enable hwmod main clock and interface clocks | |
987 | * @oh: struct omap_hwmod * | |
988 | * | |
989 | * Enables all clocks necessary for register reads and writes to succeed | |
990 | * on the hwmod @oh. Returns 0. | |
991 | */ | |
992 | static int _enable_clocks(struct omap_hwmod *oh) | |
993 | { | |
5d95dde7 | 994 | struct omap_hwmod_ocp_if *os; |
63c85238 PW |
995 | |
996 | pr_debug("omap_hwmod: %s: enabling clocks\n", oh->name); | |
997 | ||
392ea5dd TK |
998 | if (oh->flags & HWMOD_OPT_CLKS_NEEDED) |
999 | _enable_optional_clocks(oh); | |
1000 | ||
4d3ae5a9 | 1001 | if (oh->_clk) |
63c85238 PW |
1002 | clk_enable(oh->_clk); |
1003 | ||
b8e1bddc | 1004 | list_for_each_entry(os, &oh->slave_ports, node) { |
5d95dde7 PW |
1005 | if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE)) |
1006 | clk_enable(os->_clk); | |
63c85238 PW |
1007 | } |
1008 | ||
1009 | /* The opt clocks are controlled by the device driver. */ | |
1010 | ||
1011 | return 0; | |
1012 | } | |
1013 | ||
8823ddf2 TL |
1014 | /** |
1015 | * _omap4_clkctrl_managed_by_clkfwk - true if clkctrl managed by clock framework | |
1016 | * @oh: struct omap_hwmod * | |
1017 | */ | |
1018 | static bool _omap4_clkctrl_managed_by_clkfwk(struct omap_hwmod *oh) | |
1019 | { | |
1020 | if (oh->prcm.omap4.flags & HWMOD_OMAP4_CLKFWK_CLKCTR_CLOCK) | |
1021 | return true; | |
1022 | ||
1023 | return false; | |
1024 | } | |
1025 | ||
1026 | /** | |
1027 | * _omap4_has_clkctrl_clock - returns true if a module has clkctrl clock | |
1028 | * @oh: struct omap_hwmod * | |
1029 | */ | |
1030 | static bool _omap4_has_clkctrl_clock(struct omap_hwmod *oh) | |
1031 | { | |
1032 | if (oh->prcm.omap4.clkctrl_offs) | |
1033 | return true; | |
1034 | ||
1035 | if (!oh->prcm.omap4.clkctrl_offs && | |
1036 | oh->prcm.omap4.flags & HWMOD_OMAP4_ZERO_CLKCTRL_OFFSET) | |
1037 | return true; | |
1038 | ||
1039 | return false; | |
1040 | } | |
1041 | ||
63c85238 PW |
1042 | /** |
1043 | * _disable_clocks - disable hwmod main clock and interface clocks | |
1044 | * @oh: struct omap_hwmod * | |
1045 | * | |
1046 | * Disables the hwmod @oh main functional and interface clocks. Returns 0. | |
1047 | */ | |
1048 | static int _disable_clocks(struct omap_hwmod *oh) | |
1049 | { | |
5d95dde7 | 1050 | struct omap_hwmod_ocp_if *os; |
63c85238 PW |
1051 | |
1052 | pr_debug("omap_hwmod: %s: disabling clocks\n", oh->name); | |
1053 | ||
4d3ae5a9 | 1054 | if (oh->_clk) |
63c85238 PW |
1055 | clk_disable(oh->_clk); |
1056 | ||
b8e1bddc | 1057 | list_for_each_entry(os, &oh->slave_ports, node) { |
5d95dde7 PW |
1058 | if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE)) |
1059 | clk_disable(os->_clk); | |
63c85238 PW |
1060 | } |
1061 | ||
c12ba8ce PU |
1062 | if (oh->flags & HWMOD_OPT_CLKS_NEEDED) |
1063 | _disable_optional_clocks(oh); | |
1064 | ||
63c85238 PW |
1065 | /* The opt clocks are controlled by the device driver. */ |
1066 | ||
1067 | return 0; | |
1068 | } | |
1069 | ||
45c38252 | 1070 | /** |
3d9f0327 | 1071 | * _omap4_enable_module - enable CLKCTRL modulemode on OMAP4 |
45c38252 BC |
1072 | * @oh: struct omap_hwmod * |
1073 | * | |
1074 | * Enables the PRCM module mode related to the hwmod @oh. | |
1075 | * No return value. | |
1076 | */ | |
3d9f0327 | 1077 | static void _omap4_enable_module(struct omap_hwmod *oh) |
45c38252 | 1078 | { |
8823ddf2 TL |
1079 | if (!oh->clkdm || !oh->prcm.omap4.modulemode || |
1080 | _omap4_clkctrl_managed_by_clkfwk(oh)) | |
45c38252 BC |
1081 | return; |
1082 | ||
3d9f0327 KH |
1083 | pr_debug("omap_hwmod: %s: %s: %d\n", |
1084 | oh->name, __func__, oh->prcm.omap4.modulemode); | |
45c38252 | 1085 | |
128603f0 TK |
1086 | omap_cm_module_enable(oh->prcm.omap4.modulemode, |
1087 | oh->clkdm->prcm_partition, | |
1088 | oh->clkdm->cm_inst, oh->prcm.omap4.clkctrl_offs); | |
1688bf19 VH |
1089 | } |
1090 | ||
45c38252 | 1091 | /** |
bfc141e3 BC |
1092 | * _omap4_wait_target_disable - wait for a module to be disabled on OMAP4 |
1093 | * @oh: struct omap_hwmod * | |
1094 | * | |
1095 | * Wait for a module @oh to enter slave idle. Returns 0 if the module | |
1096 | * does not have an IDLEST bit or if the module successfully enters | |
1097 | * slave idle; otherwise, pass along the return value of the | |
1098 | * appropriate *_cm*_wait_module_idle() function. | |
1099 | */ | |
1100 | static int _omap4_wait_target_disable(struct omap_hwmod *oh) | |
1101 | { | |
2b026d13 | 1102 | if (!oh) |
bfc141e3 BC |
1103 | return -EINVAL; |
1104 | ||
2b026d13 | 1105 | if (oh->_int_flags & _HWMOD_NO_MPU_PORT || !oh->clkdm) |
bfc141e3 BC |
1106 | return 0; |
1107 | ||
1108 | if (oh->flags & HWMOD_NO_IDLEST) | |
1109 | return 0; | |
1110 | ||
8823ddf2 TL |
1111 | if (_omap4_clkctrl_managed_by_clkfwk(oh)) |
1112 | return 0; | |
1113 | ||
1114 | if (!_omap4_has_clkctrl_clock(oh)) | |
428929c7 DG |
1115 | return 0; |
1116 | ||
a8ae5afa TK |
1117 | return omap_cm_wait_module_idle(oh->clkdm->prcm_partition, |
1118 | oh->clkdm->cm_inst, | |
1119 | oh->prcm.omap4.clkctrl_offs, 0); | |
1688bf19 VH |
1120 | } |
1121 | ||
63c85238 | 1122 | /** |
24dbc213 | 1123 | * _save_mpu_port_index - find and save the index to @oh's MPU port |
63c85238 PW |
1124 | * @oh: struct omap_hwmod * |
1125 | * | |
24dbc213 PW |
1126 | * Determines the array index of the OCP slave port that the MPU uses |
1127 | * to address the device, and saves it into the struct omap_hwmod. | |
1128 | * Intended to be called during hwmod registration only. No return | |
1129 | * value. | |
63c85238 | 1130 | */ |
24dbc213 | 1131 | static void __init _save_mpu_port_index(struct omap_hwmod *oh) |
63c85238 | 1132 | { |
24dbc213 | 1133 | struct omap_hwmod_ocp_if *os = NULL; |
63c85238 | 1134 | |
5d95dde7 | 1135 | if (!oh) |
24dbc213 PW |
1136 | return; |
1137 | ||
1138 | oh->_int_flags |= _HWMOD_NO_MPU_PORT; | |
63c85238 | 1139 | |
b8e1bddc | 1140 | list_for_each_entry(os, &oh->slave_ports, node) { |
63c85238 | 1141 | if (os->user & OCP_USER_MPU) { |
2221b5cd | 1142 | oh->_mpu_port = os; |
24dbc213 | 1143 | oh->_int_flags &= ~_HWMOD_NO_MPU_PORT; |
63c85238 PW |
1144 | break; |
1145 | } | |
1146 | } | |
1147 | ||
24dbc213 | 1148 | return; |
63c85238 PW |
1149 | } |
1150 | ||
2d6141ba PW |
1151 | /** |
1152 | * _find_mpu_rt_port - return omap_hwmod_ocp_if accessible by the MPU | |
1153 | * @oh: struct omap_hwmod * | |
1154 | * | |
1155 | * Given a pointer to a struct omap_hwmod record @oh, return a pointer | |
1156 | * to the struct omap_hwmod_ocp_if record that is used by the MPU to | |
1157 | * communicate with the IP block. This interface need not be directly | |
1158 | * connected to the MPU (and almost certainly is not), but is directly | |
1159 | * connected to the IP block represented by @oh. Returns a pointer | |
1160 | * to the struct omap_hwmod_ocp_if * upon success, or returns NULL upon | |
1161 | * error or if there does not appear to be a path from the MPU to this | |
1162 | * IP block. | |
1163 | */ | |
1164 | static struct omap_hwmod_ocp_if *_find_mpu_rt_port(struct omap_hwmod *oh) | |
1165 | { | |
1166 | if (!oh || oh->_int_flags & _HWMOD_NO_MPU_PORT || oh->slaves_cnt == 0) | |
1167 | return NULL; | |
1168 | ||
11cd4b94 | 1169 | return oh->_mpu_port; |
2d6141ba PW |
1170 | }; |
1171 | ||
63c85238 | 1172 | /** |
74ff3a68 | 1173 | * _enable_sysc - try to bring a module out of idle via OCP_SYSCONFIG |
63c85238 PW |
1174 | * @oh: struct omap_hwmod * |
1175 | * | |
006c7f18 PW |
1176 | * Ensure that the OCP_SYSCONFIG register for the IP block represented |
1177 | * by @oh is set to indicate to the PRCM that the IP block is active. | |
1178 | * Usually this means placing the module into smart-idle mode and | |
1179 | * smart-standby, but if there is a bug in the automatic idle handling | |
1180 | * for the IP block, it may need to be placed into the force-idle or | |
1181 | * no-idle variants of these modes. No return value. | |
63c85238 | 1182 | */ |
74ff3a68 | 1183 | static void _enable_sysc(struct omap_hwmod *oh) |
63c85238 | 1184 | { |
43b40992 | 1185 | u8 idlemode, sf; |
63c85238 | 1186 | u32 v; |
006c7f18 | 1187 | bool clkdm_act; |
f5dd3bb5 | 1188 | struct clockdomain *clkdm; |
63c85238 | 1189 | |
43b40992 | 1190 | if (!oh->class->sysc) |
63c85238 PW |
1191 | return; |
1192 | ||
613ad0e9 TK |
1193 | /* |
1194 | * Wait until reset has completed, this is needed as the IP | |
1195 | * block is reset automatically by hardware in some cases | |
1196 | * (off-mode for example), and the drivers require the | |
1197 | * IP to be ready when they access it | |
1198 | */ | |
1199 | if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET) | |
1200 | _enable_optional_clocks(oh); | |
1201 | _wait_softreset_complete(oh); | |
1202 | if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET) | |
1203 | _disable_optional_clocks(oh); | |
1204 | ||
63c85238 | 1205 | v = oh->_sysc_cache; |
43b40992 | 1206 | sf = oh->class->sysc->sysc_flags; |
63c85238 | 1207 | |
f5dd3bb5 | 1208 | clkdm = _get_clkdm(oh); |
43b40992 | 1209 | if (sf & SYSC_HAS_SIDLEMODE) { |
ca43ea34 RN |
1210 | if (oh->flags & HWMOD_SWSUP_SIDLE || |
1211 | oh->flags & HWMOD_SWSUP_SIDLE_ACT) { | |
35513171 RN |
1212 | idlemode = HWMOD_IDLEMODE_NO; |
1213 | } else { | |
1214 | if (sf & SYSC_HAS_ENAWAKEUP) | |
1215 | _enable_wakeup(oh, &v); | |
1216 | if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) | |
1217 | idlemode = HWMOD_IDLEMODE_SMART_WKUP; | |
1218 | else | |
1219 | idlemode = HWMOD_IDLEMODE_SMART; | |
1220 | } | |
1221 | ||
1222 | /* | |
1223 | * This is special handling for some IPs like | |
1224 | * 32k sync timer. Force them to idle! | |
1225 | */ | |
f5dd3bb5 | 1226 | clkdm_act = (clkdm && clkdm->flags & CLKDM_ACTIVE_WITH_MPU); |
006c7f18 PW |
1227 | if (clkdm_act && !(oh->class->sysc->idlemodes & |
1228 | (SIDLE_SMART | SIDLE_SMART_WKUP))) | |
1229 | idlemode = HWMOD_IDLEMODE_FORCE; | |
35513171 | 1230 | |
63c85238 PW |
1231 | _set_slave_idlemode(oh, idlemode, &v); |
1232 | } | |
1233 | ||
43b40992 | 1234 | if (sf & SYSC_HAS_MIDLEMODE) { |
092bc089 GI |
1235 | if (oh->flags & HWMOD_FORCE_MSTANDBY) { |
1236 | idlemode = HWMOD_IDLEMODE_FORCE; | |
1237 | } else if (oh->flags & HWMOD_SWSUP_MSTANDBY) { | |
724019b0 BC |
1238 | idlemode = HWMOD_IDLEMODE_NO; |
1239 | } else { | |
1240 | if (sf & SYSC_HAS_ENAWAKEUP) | |
1241 | _enable_wakeup(oh, &v); | |
1242 | if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP) | |
1243 | idlemode = HWMOD_IDLEMODE_SMART_WKUP; | |
1244 | else | |
1245 | idlemode = HWMOD_IDLEMODE_SMART; | |
1246 | } | |
63c85238 PW |
1247 | _set_master_standbymode(oh, idlemode, &v); |
1248 | } | |
1249 | ||
a16b1f7f PW |
1250 | /* |
1251 | * XXX The clock framework should handle this, by | |
1252 | * calling into this code. But this must wait until the | |
1253 | * clock structures are tagged with omap_hwmod entries | |
1254 | */ | |
43b40992 PW |
1255 | if ((oh->flags & HWMOD_SET_DEFAULT_CLOCKACT) && |
1256 | (sf & SYSC_HAS_CLOCKACTIVITY)) | |
ca5339b1 | 1257 | _set_clockactivity(oh, CLOCKACT_TEST_ICLK, &v); |
63c85238 | 1258 | |
3ca4a238 | 1259 | _write_sysconfig(v, oh); |
78f26e87 HH |
1260 | |
1261 | /* | |
1262 | * Set the autoidle bit only after setting the smartidle bit | |
1263 | * Setting this will not have any impact on the other modules. | |
1264 | */ | |
1265 | if (sf & SYSC_HAS_AUTOIDLE) { | |
1266 | idlemode = (oh->flags & HWMOD_NO_OCP_AUTOIDLE) ? | |
1267 | 0 : 1; | |
1268 | _set_module_autoidle(oh, idlemode, &v); | |
1269 | _write_sysconfig(v, oh); | |
1270 | } | |
63c85238 PW |
1271 | } |
1272 | ||
1273 | /** | |
74ff3a68 | 1274 | * _idle_sysc - try to put a module into idle via OCP_SYSCONFIG |
63c85238 PW |
1275 | * @oh: struct omap_hwmod * |
1276 | * | |
1277 | * If module is marked as SWSUP_SIDLE, force the module into slave | |
1278 | * idle; otherwise, configure it for smart-idle. If module is marked | |
1279 | * as SWSUP_MSUSPEND, force the module into master standby; otherwise, | |
1280 | * configure it for smart-standby. No return value. | |
1281 | */ | |
74ff3a68 | 1282 | static void _idle_sysc(struct omap_hwmod *oh) |
63c85238 | 1283 | { |
43b40992 | 1284 | u8 idlemode, sf; |
63c85238 PW |
1285 | u32 v; |
1286 | ||
43b40992 | 1287 | if (!oh->class->sysc) |
63c85238 PW |
1288 | return; |
1289 | ||
1290 | v = oh->_sysc_cache; | |
43b40992 | 1291 | sf = oh->class->sysc->sysc_flags; |
63c85238 | 1292 | |
43b40992 | 1293 | if (sf & SYSC_HAS_SIDLEMODE) { |
35513171 | 1294 | if (oh->flags & HWMOD_SWSUP_SIDLE) { |
006c7f18 | 1295 | idlemode = HWMOD_IDLEMODE_FORCE; |
35513171 RN |
1296 | } else { |
1297 | if (sf & SYSC_HAS_ENAWAKEUP) | |
1298 | _enable_wakeup(oh, &v); | |
1299 | if (oh->class->sysc->idlemodes & SIDLE_SMART_WKUP) | |
1300 | idlemode = HWMOD_IDLEMODE_SMART_WKUP; | |
1301 | else | |
1302 | idlemode = HWMOD_IDLEMODE_SMART; | |
1303 | } | |
63c85238 PW |
1304 | _set_slave_idlemode(oh, idlemode, &v); |
1305 | } | |
1306 | ||
43b40992 | 1307 | if (sf & SYSC_HAS_MIDLEMODE) { |
092bc089 GI |
1308 | if ((oh->flags & HWMOD_SWSUP_MSTANDBY) || |
1309 | (oh->flags & HWMOD_FORCE_MSTANDBY)) { | |
724019b0 BC |
1310 | idlemode = HWMOD_IDLEMODE_FORCE; |
1311 | } else { | |
1312 | if (sf & SYSC_HAS_ENAWAKEUP) | |
1313 | _enable_wakeup(oh, &v); | |
1314 | if (oh->class->sysc->idlemodes & MSTANDBY_SMART_WKUP) | |
1315 | idlemode = HWMOD_IDLEMODE_SMART_WKUP; | |
1316 | else | |
1317 | idlemode = HWMOD_IDLEMODE_SMART; | |
1318 | } | |
63c85238 PW |
1319 | _set_master_standbymode(oh, idlemode, &v); |
1320 | } | |
1321 | ||
3ca4a238 LV |
1322 | /* If the cached value is the same as the new value, skip the write */ |
1323 | if (oh->_sysc_cache != v) | |
1324 | _write_sysconfig(v, oh); | |
63c85238 PW |
1325 | } |
1326 | ||
1327 | /** | |
74ff3a68 | 1328 | * _shutdown_sysc - force a module into idle via OCP_SYSCONFIG |
63c85238 PW |
1329 | * @oh: struct omap_hwmod * |
1330 | * | |
1331 | * Force the module into slave idle and master suspend. No return | |
1332 | * value. | |
1333 | */ | |
74ff3a68 | 1334 | static void _shutdown_sysc(struct omap_hwmod *oh) |
63c85238 PW |
1335 | { |
1336 | u32 v; | |
43b40992 | 1337 | u8 sf; |
63c85238 | 1338 | |
43b40992 | 1339 | if (!oh->class->sysc) |
63c85238 PW |
1340 | return; |
1341 | ||
1342 | v = oh->_sysc_cache; | |
43b40992 | 1343 | sf = oh->class->sysc->sysc_flags; |
63c85238 | 1344 | |
43b40992 | 1345 | if (sf & SYSC_HAS_SIDLEMODE) |
63c85238 PW |
1346 | _set_slave_idlemode(oh, HWMOD_IDLEMODE_FORCE, &v); |
1347 | ||
43b40992 | 1348 | if (sf & SYSC_HAS_MIDLEMODE) |
63c85238 PW |
1349 | _set_master_standbymode(oh, HWMOD_IDLEMODE_FORCE, &v); |
1350 | ||
43b40992 | 1351 | if (sf & SYSC_HAS_AUTOIDLE) |
726072e5 | 1352 | _set_module_autoidle(oh, 1, &v); |
63c85238 PW |
1353 | |
1354 | _write_sysconfig(v, oh); | |
1355 | } | |
1356 | ||
1357 | /** | |
1358 | * _lookup - find an omap_hwmod by name | |
1359 | * @name: find an omap_hwmod by name | |
1360 | * | |
1361 | * Return a pointer to an omap_hwmod by name, or NULL if not found. | |
63c85238 PW |
1362 | */ |
1363 | static struct omap_hwmod *_lookup(const char *name) | |
1364 | { | |
1365 | struct omap_hwmod *oh, *temp_oh; | |
1366 | ||
1367 | oh = NULL; | |
1368 | ||
1369 | list_for_each_entry(temp_oh, &omap_hwmod_list, node) { | |
1370 | if (!strcmp(name, temp_oh->name)) { | |
1371 | oh = temp_oh; | |
1372 | break; | |
1373 | } | |
1374 | } | |
1375 | ||
1376 | return oh; | |
1377 | } | |
868c157d | 1378 | |
6ae76997 BC |
1379 | /** |
1380 | * _init_clkdm - look up a clockdomain name, store pointer in omap_hwmod | |
1381 | * @oh: struct omap_hwmod * | |
1382 | * | |
1383 | * Convert a clockdomain name stored in a struct omap_hwmod into a | |
1384 | * clockdomain pointer, and save it into the struct omap_hwmod. | |
868c157d | 1385 | * Return -EINVAL if the clkdm_name lookup failed. |
6ae76997 BC |
1386 | */ |
1387 | static int _init_clkdm(struct omap_hwmod *oh) | |
1388 | { | |
3bb05dbf PW |
1389 | if (!oh->clkdm_name) { |
1390 | pr_debug("omap_hwmod: %s: missing clockdomain\n", oh->name); | |
6ae76997 | 1391 | return 0; |
3bb05dbf | 1392 | } |
6ae76997 | 1393 | |
6ae76997 BC |
1394 | oh->clkdm = clkdm_lookup(oh->clkdm_name); |
1395 | if (!oh->clkdm) { | |
3d0cb73e | 1396 | pr_warn("omap_hwmod: %s: could not associate to clkdm %s\n", |
6ae76997 | 1397 | oh->name, oh->clkdm_name); |
0385c582 | 1398 | return 0; |
6ae76997 BC |
1399 | } |
1400 | ||
1401 | pr_debug("omap_hwmod: %s: associated to clkdm %s\n", | |
1402 | oh->name, oh->clkdm_name); | |
1403 | ||
1404 | return 0; | |
1405 | } | |
63c85238 PW |
1406 | |
1407 | /** | |
6ae76997 BC |
1408 | * _init_clocks - clk_get() all clocks associated with this hwmod. Retrieve as |
1409 | * well the clockdomain. | |
63c85238 | 1410 | * @oh: struct omap_hwmod * |
70f05be3 | 1411 | * @np: device_node mapped to this hwmod |
63c85238 | 1412 | * |
a2debdbd | 1413 | * Called by omap_hwmod_setup_*() (after omap2_clk_init()). |
48d54f3f PW |
1414 | * Resolves all clock names embedded in the hwmod. Returns 0 on |
1415 | * success, or a negative error code on failure. | |
63c85238 | 1416 | */ |
70f05be3 | 1417 | static int _init_clocks(struct omap_hwmod *oh, struct device_node *np) |
63c85238 PW |
1418 | { |
1419 | int ret = 0; | |
1420 | ||
48d54f3f PW |
1421 | if (oh->_state != _HWMOD_STATE_REGISTERED) |
1422 | return 0; | |
63c85238 PW |
1423 | |
1424 | pr_debug("omap_hwmod: %s: looking up clocks\n", oh->name); | |
1425 | ||
b797be1d VH |
1426 | if (soc_ops.init_clkdm) |
1427 | ret |= soc_ops.init_clkdm(oh); | |
1428 | ||
63c85238 PW |
1429 | ret |= _init_main_clk(oh); |
1430 | ret |= _init_interface_clks(oh); | |
1431 | ret |= _init_opt_clks(oh); | |
1432 | ||
f5c1f84b BC |
1433 | if (!ret) |
1434 | oh->_state = _HWMOD_STATE_CLKS_INITED; | |
6652271a | 1435 | else |
3d0cb73e | 1436 | pr_warn("omap_hwmod: %s: cannot _init_clocks\n", oh->name); |
63c85238 | 1437 | |
09c35f2f | 1438 | return ret; |
63c85238 PW |
1439 | } |
1440 | ||
5365efbe | 1441 | /** |
cc1226e7 | 1442 | * _lookup_hardreset - fill register bit info for this hwmod/reset line |
5365efbe BC |
1443 | * @oh: struct omap_hwmod * |
1444 | * @name: name of the reset line in the context of this hwmod | |
cc1226e7 | 1445 | * @ohri: struct omap_hwmod_rst_info * that this function will fill in |
5365efbe BC |
1446 | * |
1447 | * Return the bit position of the reset line that match the | |
1448 | * input name. Return -ENOENT if not found. | |
1449 | */ | |
a032d33b PW |
1450 | static int _lookup_hardreset(struct omap_hwmod *oh, const char *name, |
1451 | struct omap_hwmod_rst_info *ohri) | |
5365efbe BC |
1452 | { |
1453 | int i; | |
1454 | ||
1455 | for (i = 0; i < oh->rst_lines_cnt; i++) { | |
1456 | const char *rst_line = oh->rst_lines[i].name; | |
1457 | if (!strcmp(rst_line, name)) { | |
cc1226e7 | 1458 | ohri->rst_shift = oh->rst_lines[i].rst_shift; |
1459 | ohri->st_shift = oh->rst_lines[i].st_shift; | |
1460 | pr_debug("omap_hwmod: %s: %s: %s: rst %d st %d\n", | |
1461 | oh->name, __func__, rst_line, ohri->rst_shift, | |
1462 | ohri->st_shift); | |
5365efbe | 1463 | |
cc1226e7 | 1464 | return 0; |
5365efbe BC |
1465 | } |
1466 | } | |
1467 | ||
1468 | return -ENOENT; | |
1469 | } | |
1470 | ||
1471 | /** | |
1472 | * _assert_hardreset - assert the HW reset line of submodules | |
1473 | * contained in the hwmod module. | |
1474 | * @oh: struct omap_hwmod * | |
1475 | * @name: name of the reset line to lookup and assert | |
1476 | * | |
b8249cf2 KH |
1477 | * Some IP like dsp, ipu or iva contain processor that require an HW |
1478 | * reset line to be assert / deassert in order to enable fully the IP. | |
1479 | * Returns -EINVAL if @oh is null, -ENOSYS if we have no way of | |
1480 | * asserting the hardreset line on the currently-booted SoC, or passes | |
1481 | * along the return value from _lookup_hardreset() or the SoC's | |
1482 | * assert_hardreset code. | |
5365efbe BC |
1483 | */ |
1484 | static int _assert_hardreset(struct omap_hwmod *oh, const char *name) | |
1485 | { | |
cc1226e7 | 1486 | struct omap_hwmod_rst_info ohri; |
a032d33b | 1487 | int ret = -EINVAL; |
5365efbe BC |
1488 | |
1489 | if (!oh) | |
1490 | return -EINVAL; | |
1491 | ||
b8249cf2 KH |
1492 | if (!soc_ops.assert_hardreset) |
1493 | return -ENOSYS; | |
1494 | ||
cc1226e7 | 1495 | ret = _lookup_hardreset(oh, name, &ohri); |
a032d33b | 1496 | if (ret < 0) |
cc1226e7 | 1497 | return ret; |
5365efbe | 1498 | |
b8249cf2 KH |
1499 | ret = soc_ops.assert_hardreset(oh, &ohri); |
1500 | ||
1501 | return ret; | |
5365efbe BC |
1502 | } |
1503 | ||
1504 | /** | |
1505 | * _deassert_hardreset - deassert the HW reset line of submodules contained | |
1506 | * in the hwmod module. | |
1507 | * @oh: struct omap_hwmod * | |
1508 | * @name: name of the reset line to look up and deassert | |
1509 | * | |
b8249cf2 KH |
1510 | * Some IP like dsp, ipu or iva contain processor that require an HW |
1511 | * reset line to be assert / deassert in order to enable fully the IP. | |
1512 | * Returns -EINVAL if @oh is null, -ENOSYS if we have no way of | |
1513 | * deasserting the hardreset line on the currently-booted SoC, or passes | |
1514 | * along the return value from _lookup_hardreset() or the SoC's | |
1515 | * deassert_hardreset code. | |
5365efbe BC |
1516 | */ |
1517 | static int _deassert_hardreset(struct omap_hwmod *oh, const char *name) | |
1518 | { | |
cc1226e7 | 1519 | struct omap_hwmod_rst_info ohri; |
b8249cf2 | 1520 | int ret = -EINVAL; |
5365efbe BC |
1521 | |
1522 | if (!oh) | |
1523 | return -EINVAL; | |
1524 | ||
b8249cf2 KH |
1525 | if (!soc_ops.deassert_hardreset) |
1526 | return -ENOSYS; | |
1527 | ||
cc1226e7 | 1528 | ret = _lookup_hardreset(oh, name, &ohri); |
c48cd659 | 1529 | if (ret < 0) |
cc1226e7 | 1530 | return ret; |
5365efbe | 1531 | |
e8e96dff ORL |
1532 | if (oh->clkdm) { |
1533 | /* | |
1534 | * A clockdomain must be in SW_SUP otherwise reset | |
1535 | * might not be completed. The clockdomain can be set | |
1536 | * in HW_AUTO only when the module become ready. | |
1537 | */ | |
1d9a5425 | 1538 | clkdm_deny_idle(oh->clkdm); |
e8e96dff ORL |
1539 | ret = clkdm_hwmod_enable(oh->clkdm, oh); |
1540 | if (ret) { | |
1541 | WARN(1, "omap_hwmod: %s: could not enable clockdomain %s: %d\n", | |
1542 | oh->name, oh->clkdm->name, ret); | |
1543 | return ret; | |
1544 | } | |
1545 | } | |
1546 | ||
1547 | _enable_clocks(oh); | |
1548 | if (soc_ops.enable_module) | |
1549 | soc_ops.enable_module(oh); | |
1550 | ||
b8249cf2 | 1551 | ret = soc_ops.deassert_hardreset(oh, &ohri); |
e8e96dff ORL |
1552 | |
1553 | if (soc_ops.disable_module) | |
1554 | soc_ops.disable_module(oh); | |
1555 | _disable_clocks(oh); | |
1556 | ||
cc1226e7 | 1557 | if (ret == -EBUSY) |
3d0cb73e | 1558 | pr_warn("omap_hwmod: %s: failed to hardreset\n", oh->name); |
5365efbe | 1559 | |
80d2518d | 1560 | if (oh->clkdm) { |
e8e96dff ORL |
1561 | /* |
1562 | * Set the clockdomain to HW_AUTO, assuming that the | |
1563 | * previous state was HW_AUTO. | |
1564 | */ | |
1d9a5425 | 1565 | clkdm_allow_idle(oh->clkdm); |
80d2518d TK |
1566 | |
1567 | clkdm_hwmod_disable(oh->clkdm, oh); | |
e8e96dff ORL |
1568 | } |
1569 | ||
cc1226e7 | 1570 | return ret; |
5365efbe BC |
1571 | } |
1572 | ||
1573 | /** | |
1574 | * _read_hardreset - read the HW reset line state of submodules | |
1575 | * contained in the hwmod module | |
1576 | * @oh: struct omap_hwmod * | |
1577 | * @name: name of the reset line to look up and read | |
1578 | * | |
b8249cf2 KH |
1579 | * Return the state of the reset line. Returns -EINVAL if @oh is |
1580 | * null, -ENOSYS if we have no way of reading the hardreset line | |
1581 | * status on the currently-booted SoC, or passes along the return | |
1582 | * value from _lookup_hardreset() or the SoC's is_hardreset_asserted | |
1583 | * code. | |
5365efbe BC |
1584 | */ |
1585 | static int _read_hardreset(struct omap_hwmod *oh, const char *name) | |
1586 | { | |
cc1226e7 | 1587 | struct omap_hwmod_rst_info ohri; |
a032d33b | 1588 | int ret = -EINVAL; |
5365efbe BC |
1589 | |
1590 | if (!oh) | |
1591 | return -EINVAL; | |
1592 | ||
b8249cf2 KH |
1593 | if (!soc_ops.is_hardreset_asserted) |
1594 | return -ENOSYS; | |
1595 | ||
cc1226e7 | 1596 | ret = _lookup_hardreset(oh, name, &ohri); |
a032d33b | 1597 | if (ret < 0) |
cc1226e7 | 1598 | return ret; |
5365efbe | 1599 | |
b8249cf2 | 1600 | return soc_ops.is_hardreset_asserted(oh, &ohri); |
5365efbe BC |
1601 | } |
1602 | ||
747834ab | 1603 | /** |
eb05f691 | 1604 | * _are_all_hardreset_lines_asserted - return true if the @oh is hard-reset |
747834ab PW |
1605 | * @oh: struct omap_hwmod * |
1606 | * | |
eb05f691 ORL |
1607 | * If all hardreset lines associated with @oh are asserted, then return true. |
1608 | * Otherwise, if part of @oh is out hardreset or if no hardreset lines | |
1609 | * associated with @oh are asserted, then return false. | |
747834ab | 1610 | * This function is used to avoid executing some parts of the IP block |
eb05f691 | 1611 | * enable/disable sequence if its hardreset line is set. |
747834ab | 1612 | */ |
eb05f691 | 1613 | static bool _are_all_hardreset_lines_asserted(struct omap_hwmod *oh) |
747834ab | 1614 | { |
eb05f691 | 1615 | int i, rst_cnt = 0; |
747834ab PW |
1616 | |
1617 | if (oh->rst_lines_cnt == 0) | |
1618 | return false; | |
1619 | ||
1620 | for (i = 0; i < oh->rst_lines_cnt; i++) | |
1621 | if (_read_hardreset(oh, oh->rst_lines[i].name) > 0) | |
eb05f691 ORL |
1622 | rst_cnt++; |
1623 | ||
1624 | if (oh->rst_lines_cnt == rst_cnt) | |
1625 | return true; | |
747834ab PW |
1626 | |
1627 | return false; | |
1628 | } | |
1629 | ||
e9332b6e PW |
1630 | /** |
1631 | * _are_any_hardreset_lines_asserted - return true if any part of @oh is | |
1632 | * hard-reset | |
1633 | * @oh: struct omap_hwmod * | |
1634 | * | |
1635 | * If any hardreset lines associated with @oh are asserted, then | |
1636 | * return true. Otherwise, if no hardreset lines associated with @oh | |
1637 | * are asserted, or if @oh has no hardreset lines, then return false. | |
1638 | * This function is used to avoid executing some parts of the IP block | |
1639 | * enable/disable sequence if any hardreset line is set. | |
1640 | */ | |
1641 | static bool _are_any_hardreset_lines_asserted(struct omap_hwmod *oh) | |
1642 | { | |
1643 | int rst_cnt = 0; | |
1644 | int i; | |
1645 | ||
1646 | for (i = 0; i < oh->rst_lines_cnt && rst_cnt == 0; i++) | |
1647 | if (_read_hardreset(oh, oh->rst_lines[i].name) > 0) | |
1648 | rst_cnt++; | |
1649 | ||
1650 | return (rst_cnt) ? true : false; | |
1651 | } | |
1652 | ||
747834ab PW |
1653 | /** |
1654 | * _omap4_disable_module - enable CLKCTRL modulemode on OMAP4 | |
1655 | * @oh: struct omap_hwmod * | |
1656 | * | |
1657 | * Disable the PRCM module mode related to the hwmod @oh. | |
1658 | * Return EINVAL if the modulemode is not supported and 0 in case of success. | |
1659 | */ | |
1660 | static int _omap4_disable_module(struct omap_hwmod *oh) | |
1661 | { | |
1662 | int v; | |
1663 | ||
8823ddf2 TL |
1664 | if (!oh->clkdm || !oh->prcm.omap4.modulemode || |
1665 | _omap4_clkctrl_managed_by_clkfwk(oh)) | |
747834ab PW |
1666 | return -EINVAL; |
1667 | ||
eb05f691 ORL |
1668 | /* |
1669 | * Since integration code might still be doing something, only | |
1670 | * disable if all lines are under hardreset. | |
1671 | */ | |
e9332b6e | 1672 | if (_are_any_hardreset_lines_asserted(oh)) |
eb05f691 ORL |
1673 | return 0; |
1674 | ||
747834ab PW |
1675 | pr_debug("omap_hwmod: %s: %s\n", oh->name, __func__); |
1676 | ||
128603f0 TK |
1677 | omap_cm_module_disable(oh->clkdm->prcm_partition, oh->clkdm->cm_inst, |
1678 | oh->prcm.omap4.clkctrl_offs); | |
747834ab | 1679 | |
747834ab PW |
1680 | v = _omap4_wait_target_disable(oh); |
1681 | if (v) | |
1682 | pr_warn("omap_hwmod: %s: _wait_target_disable failed\n", | |
1683 | oh->name); | |
1684 | ||
1685 | return 0; | |
1686 | } | |
1687 | ||
63c85238 | 1688 | /** |
bd36179e | 1689 | * _ocp_softreset - reset an omap_hwmod via the OCP_SYSCONFIG bit |
63c85238 PW |
1690 | * @oh: struct omap_hwmod * |
1691 | * | |
1692 | * Resets an omap_hwmod @oh via the OCP_SYSCONFIG bit. hwmod must be | |
30e105c0 PW |
1693 | * enabled for this to work. Returns -ENOENT if the hwmod cannot be |
1694 | * reset this way, -EINVAL if the hwmod is in the wrong state, | |
1695 | * -ETIMEDOUT if the module did not reset in time, or 0 upon success. | |
2cb06814 BC |
1696 | * |
1697 | * In OMAP3 a specific SYSSTATUS register is used to get the reset status. | |
bd36179e | 1698 | * Starting in OMAP4, some IPs do not have SYSSTATUS registers and instead |
2cb06814 BC |
1699 | * use the SYSCONFIG softreset bit to provide the status. |
1700 | * | |
bd36179e PW |
1701 | * Note that some IP like McBSP do have reset control but don't have |
1702 | * reset status. | |
63c85238 | 1703 | */ |
bd36179e | 1704 | static int _ocp_softreset(struct omap_hwmod *oh) |
63c85238 | 1705 | { |
613ad0e9 | 1706 | u32 v; |
6f8b7ff5 | 1707 | int c = 0; |
96835af9 | 1708 | int ret = 0; |
63c85238 | 1709 | |
43b40992 | 1710 | if (!oh->class->sysc || |
2cb06814 | 1711 | !(oh->class->sysc->sysc_flags & SYSC_HAS_SOFTRESET)) |
30e105c0 | 1712 | return -ENOENT; |
63c85238 PW |
1713 | |
1714 | /* clocks must be on for this operation */ | |
1715 | if (oh->_state != _HWMOD_STATE_ENABLED) { | |
7852ec05 PW |
1716 | pr_warn("omap_hwmod: %s: reset can only be entered from enabled state\n", |
1717 | oh->name); | |
63c85238 PW |
1718 | return -EINVAL; |
1719 | } | |
1720 | ||
96835af9 BC |
1721 | /* For some modules, all optionnal clocks need to be enabled as well */ |
1722 | if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET) | |
1723 | _enable_optional_clocks(oh); | |
1724 | ||
bd36179e | 1725 | pr_debug("omap_hwmod: %s: resetting via OCP SOFTRESET\n", oh->name); |
63c85238 PW |
1726 | |
1727 | v = oh->_sysc_cache; | |
96835af9 BC |
1728 | ret = _set_softreset(oh, &v); |
1729 | if (ret) | |
1730 | goto dis_opt_clks; | |
313a76ee | 1731 | |
63c85238 PW |
1732 | _write_sysconfig(v, oh); |
1733 | ||
d99de7f5 FGL |
1734 | if (oh->class->sysc->srst_udelay) |
1735 | udelay(oh->class->sysc->srst_udelay); | |
1736 | ||
613ad0e9 | 1737 | c = _wait_softreset_complete(oh); |
01142519 | 1738 | if (c == MAX_MODULE_SOFTRESET_WAIT) { |
3d0cb73e JP |
1739 | pr_warn("omap_hwmod: %s: softreset failed (waited %d usec)\n", |
1740 | oh->name, MAX_MODULE_SOFTRESET_WAIT); | |
01142519 IS |
1741 | ret = -ETIMEDOUT; |
1742 | goto dis_opt_clks; | |
1743 | } else { | |
5365efbe | 1744 | pr_debug("omap_hwmod: %s: softreset in %d usec\n", oh->name, c); |
01142519 IS |
1745 | } |
1746 | ||
1747 | ret = _clear_softreset(oh, &v); | |
1748 | if (ret) | |
1749 | goto dis_opt_clks; | |
1750 | ||
1751 | _write_sysconfig(v, oh); | |
63c85238 PW |
1752 | |
1753 | /* | |
1754 | * XXX add _HWMOD_STATE_WEDGED for modules that don't come back from | |
1755 | * _wait_target_ready() or _reset() | |
1756 | */ | |
1757 | ||
96835af9 BC |
1758 | dis_opt_clks: |
1759 | if (oh->flags & HWMOD_CONTROL_OPT_CLKS_IN_RESET) | |
1760 | _disable_optional_clocks(oh); | |
1761 | ||
1762 | return ret; | |
63c85238 PW |
1763 | } |
1764 | ||
bd36179e PW |
1765 | /** |
1766 | * _reset - reset an omap_hwmod | |
1767 | * @oh: struct omap_hwmod * | |
1768 | * | |
30e105c0 PW |
1769 | * Resets an omap_hwmod @oh. If the module has a custom reset |
1770 | * function pointer defined, then call it to reset the IP block, and | |
1771 | * pass along its return value to the caller. Otherwise, if the IP | |
1772 | * block has an OCP_SYSCONFIG register with a SOFTRESET bitfield | |
1773 | * associated with it, call a function to reset the IP block via that | |
1774 | * method, and pass along the return value to the caller. Finally, if | |
1775 | * the IP block has some hardreset lines associated with it, assert | |
1776 | * all of those, but do _not_ deassert them. (This is because driver | |
1777 | * authors have expressed an apparent requirement to control the | |
1778 | * deassertion of the hardreset lines themselves.) | |
1779 | * | |
1780 | * The default software reset mechanism for most OMAP IP blocks is | |
1781 | * triggered via the OCP_SYSCONFIG.SOFTRESET bit. However, some | |
1782 | * hwmods cannot be reset via this method. Some are not targets and | |
1783 | * therefore have no OCP header registers to access. Others (like the | |
1784 | * IVA) have idiosyncratic reset sequences. So for these relatively | |
1785 | * rare cases, custom reset code can be supplied in the struct | |
6668546f KVA |
1786 | * omap_hwmod_class .reset function pointer. |
1787 | * | |
1788 | * _set_dmadisable() is called to set the DMADISABLE bit so that it | |
1789 | * does not prevent idling of the system. This is necessary for cases | |
1790 | * where ROMCODE/BOOTLOADER uses dma and transfers control to the | |
1791 | * kernel without disabling dma. | |
1792 | * | |
1793 | * Passes along the return value from either _ocp_softreset() or the | |
1794 | * custom reset function - these must return -EINVAL if the hwmod | |
1795 | * cannot be reset this way or if the hwmod is in the wrong state, | |
1796 | * -ETIMEDOUT if the module did not reset in time, or 0 upon success. | |
bd36179e PW |
1797 | */ |
1798 | static int _reset(struct omap_hwmod *oh) | |
1799 | { | |
30e105c0 | 1800 | int i, r; |
bd36179e PW |
1801 | |
1802 | pr_debug("omap_hwmod: %s: resetting\n", oh->name); | |
1803 | ||
30e105c0 PW |
1804 | if (oh->class->reset) { |
1805 | r = oh->class->reset(oh); | |
1806 | } else { | |
1807 | if (oh->rst_lines_cnt > 0) { | |
1808 | for (i = 0; i < oh->rst_lines_cnt; i++) | |
1809 | _assert_hardreset(oh, oh->rst_lines[i].name); | |
1810 | return 0; | |
1811 | } else { | |
1812 | r = _ocp_softreset(oh); | |
1813 | if (r == -ENOENT) | |
1814 | r = 0; | |
1815 | } | |
1816 | } | |
1817 | ||
6668546f KVA |
1818 | _set_dmadisable(oh); |
1819 | ||
9c8b0ec7 | 1820 | /* |
30e105c0 PW |
1821 | * OCP_SYSCONFIG bits need to be reprogrammed after a |
1822 | * softreset. The _enable() function should be split to avoid | |
1823 | * the rewrite of the OCP_SYSCONFIG register. | |
9c8b0ec7 | 1824 | */ |
2800852a RN |
1825 | if (oh->class->sysc) { |
1826 | _update_sysc_cache(oh); | |
1827 | _enable_sysc(oh); | |
1828 | } | |
1829 | ||
30e105c0 | 1830 | return r; |
bd36179e PW |
1831 | } |
1832 | ||
e6d3a8b0 RN |
1833 | /** |
1834 | * _omap4_update_context_lost - increment hwmod context loss counter if | |
1835 | * hwmod context was lost, and clear hardware context loss reg | |
1836 | * @oh: hwmod to check for context loss | |
1837 | * | |
1838 | * If the PRCM indicates that the hwmod @oh lost context, increment | |
1839 | * our in-memory context loss counter, and clear the RM_*_CONTEXT | |
1840 | * bits. No return value. | |
1841 | */ | |
1842 | static void _omap4_update_context_lost(struct omap_hwmod *oh) | |
1843 | { | |
1844 | if (oh->prcm.omap4.flags & HWMOD_OMAP4_NO_CONTEXT_LOSS_BIT) | |
1845 | return; | |
1846 | ||
1847 | if (!prm_was_any_context_lost_old(oh->clkdm->pwrdm.ptr->prcm_partition, | |
1848 | oh->clkdm->pwrdm.ptr->prcm_offs, | |
1849 | oh->prcm.omap4.context_offs)) | |
1850 | return; | |
1851 | ||
1852 | oh->prcm.omap4.context_lost_counter++; | |
1853 | prm_clear_context_loss_flags_old(oh->clkdm->pwrdm.ptr->prcm_partition, | |
1854 | oh->clkdm->pwrdm.ptr->prcm_offs, | |
1855 | oh->prcm.omap4.context_offs); | |
1856 | } | |
1857 | ||
1858 | /** | |
1859 | * _omap4_get_context_lost - get context loss counter for a hwmod | |
1860 | * @oh: hwmod to get context loss counter for | |
1861 | * | |
1862 | * Returns the in-memory context loss counter for a hwmod. | |
1863 | */ | |
1864 | static int _omap4_get_context_lost(struct omap_hwmod *oh) | |
1865 | { | |
1866 | return oh->prcm.omap4.context_lost_counter; | |
1867 | } | |
1868 | ||
6d266f63 PW |
1869 | /** |
1870 | * _enable_preprogram - Pre-program an IP block during the _enable() process | |
1871 | * @oh: struct omap_hwmod * | |
1872 | * | |
1873 | * Some IP blocks (such as AESS) require some additional programming | |
1874 | * after enable before they can enter idle. If a function pointer to | |
1875 | * do so is present in the hwmod data, then call it and pass along the | |
1876 | * return value; otherwise, return 0. | |
1877 | */ | |
0f497039 | 1878 | static int _enable_preprogram(struct omap_hwmod *oh) |
6d266f63 PW |
1879 | { |
1880 | if (!oh->class->enable_preprogram) | |
1881 | return 0; | |
1882 | ||
1883 | return oh->class->enable_preprogram(oh); | |
1884 | } | |
1885 | ||
63c85238 | 1886 | /** |
dc6d1cda | 1887 | * _enable - enable an omap_hwmod |
63c85238 PW |
1888 | * @oh: struct omap_hwmod * |
1889 | * | |
1890 | * Enables an omap_hwmod @oh such that the MPU can access the hwmod's | |
dc6d1cda PW |
1891 | * register target. Returns -EINVAL if the hwmod is in the wrong |
1892 | * state or passes along the return value of _wait_target_ready(). | |
63c85238 | 1893 | */ |
dc6d1cda | 1894 | static int _enable(struct omap_hwmod *oh) |
63c85238 | 1895 | { |
747834ab | 1896 | int r; |
63c85238 | 1897 | |
34617e2a BC |
1898 | pr_debug("omap_hwmod: %s: enabling\n", oh->name); |
1899 | ||
aacf0941 | 1900 | /* |
64813c3f | 1901 | * hwmods with HWMOD_INIT_NO_IDLE flag set are left in enabled |
b4281455 | 1902 | * state at init. |
aacf0941 RN |
1903 | */ |
1904 | if (oh->_int_flags & _HWMOD_SKIP_ENABLE) { | |
aacf0941 RN |
1905 | oh->_int_flags &= ~_HWMOD_SKIP_ENABLE; |
1906 | return 0; | |
1907 | } | |
1908 | ||
63c85238 PW |
1909 | if (oh->_state != _HWMOD_STATE_INITIALIZED && |
1910 | oh->_state != _HWMOD_STATE_IDLE && | |
1911 | oh->_state != _HWMOD_STATE_DISABLED) { | |
4f8a428d RK |
1912 | WARN(1, "omap_hwmod: %s: enabled state can only be entered from initialized, idle, or disabled state\n", |
1913 | oh->name); | |
63c85238 PW |
1914 | return -EINVAL; |
1915 | } | |
1916 | ||
31f62866 | 1917 | /* |
eb05f691 | 1918 | * If an IP block contains HW reset lines and all of them are |
747834ab PW |
1919 | * asserted, we let integration code associated with that |
1920 | * block handle the enable. We've received very little | |
1921 | * information on what those driver authors need, and until | |
1922 | * detailed information is provided and the driver code is | |
1923 | * posted to the public lists, this is probably the best we | |
1924 | * can do. | |
31f62866 | 1925 | */ |
eb05f691 | 1926 | if (_are_all_hardreset_lines_asserted(oh)) |
747834ab | 1927 | return 0; |
63c85238 | 1928 | |
665d0013 | 1929 | _add_initiator_dep(oh, mpu_oh); |
34617e2a | 1930 | |
665d0013 RN |
1931 | if (oh->clkdm) { |
1932 | /* | |
1933 | * A clockdomain must be in SW_SUP before enabling | |
1934 | * completely the module. The clockdomain can be set | |
1935 | * in HW_AUTO only when the module become ready. | |
1936 | */ | |
1d9a5425 | 1937 | clkdm_deny_idle(oh->clkdm); |
665d0013 RN |
1938 | r = clkdm_hwmod_enable(oh->clkdm, oh); |
1939 | if (r) { | |
1940 | WARN(1, "omap_hwmod: %s: could not enable clockdomain %s: %d\n", | |
1941 | oh->name, oh->clkdm->name, r); | |
1942 | return r; | |
1943 | } | |
34617e2a | 1944 | } |
665d0013 RN |
1945 | |
1946 | _enable_clocks(oh); | |
9ebfd285 KH |
1947 | if (soc_ops.enable_module) |
1948 | soc_ops.enable_module(oh); | |
fa200222 | 1949 | if (oh->flags & HWMOD_BLOCK_WFI) |
f7b861b7 | 1950 | cpu_idle_poll_ctrl(true); |
34617e2a | 1951 | |
e6d3a8b0 RN |
1952 | if (soc_ops.update_context_lost) |
1953 | soc_ops.update_context_lost(oh); | |
1954 | ||
8f6aa8ee KH |
1955 | r = (soc_ops.wait_target_ready) ? soc_ops.wait_target_ready(oh) : |
1956 | -EINVAL; | |
8ff42da4 | 1957 | if (oh->clkdm && !(oh->flags & HWMOD_CLKDM_NOAUTO)) |
1d9a5425 | 1958 | clkdm_allow_idle(oh->clkdm); |
665d0013 | 1959 | |
1d9a5425 | 1960 | if (!r) { |
665d0013 RN |
1961 | oh->_state = _HWMOD_STATE_ENABLED; |
1962 | ||
1963 | /* Access the sysconfig only if the target is ready */ | |
1964 | if (oh->class->sysc) { | |
1965 | if (!(oh->_int_flags & _HWMOD_SYSCONFIG_LOADED)) | |
1966 | _update_sysc_cache(oh); | |
1967 | _enable_sysc(oh); | |
1968 | } | |
6d266f63 | 1969 | r = _enable_preprogram(oh); |
665d0013 | 1970 | } else { |
2577a4a6 PW |
1971 | if (soc_ops.disable_module) |
1972 | soc_ops.disable_module(oh); | |
665d0013 | 1973 | _disable_clocks(oh); |
812ce9d2 LV |
1974 | pr_err("omap_hwmod: %s: _wait_target_ready failed: %d\n", |
1975 | oh->name, r); | |
34617e2a | 1976 | |
665d0013 RN |
1977 | if (oh->clkdm) |
1978 | clkdm_hwmod_disable(oh->clkdm, oh); | |
9a23dfe1 BC |
1979 | } |
1980 | ||
63c85238 PW |
1981 | return r; |
1982 | } | |
1983 | ||
1984 | /** | |
dc6d1cda | 1985 | * _idle - idle an omap_hwmod |
63c85238 PW |
1986 | * @oh: struct omap_hwmod * |
1987 | * | |
1988 | * Idles an omap_hwmod @oh. This should be called once the hwmod has | |
dc6d1cda PW |
1989 | * no further work. Returns -EINVAL if the hwmod is in the wrong |
1990 | * state or returns 0. | |
63c85238 | 1991 | */ |
dc6d1cda | 1992 | static int _idle(struct omap_hwmod *oh) |
63c85238 | 1993 | { |
2e18f5a1 LV |
1994 | if (oh->flags & HWMOD_NO_IDLE) { |
1995 | oh->_int_flags |= _HWMOD_SKIP_ENABLE; | |
1996 | return 0; | |
1997 | } | |
1998 | ||
34617e2a BC |
1999 | pr_debug("omap_hwmod: %s: idling\n", oh->name); |
2000 | ||
c20c8f75 SA |
2001 | if (_are_all_hardreset_lines_asserted(oh)) |
2002 | return 0; | |
2003 | ||
63c85238 | 2004 | if (oh->_state != _HWMOD_STATE_ENABLED) { |
4f8a428d RK |
2005 | WARN(1, "omap_hwmod: %s: idle state can only be entered from enabled state\n", |
2006 | oh->name); | |
63c85238 PW |
2007 | return -EINVAL; |
2008 | } | |
2009 | ||
43b40992 | 2010 | if (oh->class->sysc) |
74ff3a68 | 2011 | _idle_sysc(oh); |
63c85238 | 2012 | _del_initiator_dep(oh, mpu_oh); |
bfc141e3 | 2013 | |
8ff42da4 RQ |
2014 | /* |
2015 | * If HWMOD_CLKDM_NOAUTO is set then we don't | |
2016 | * deny idle the clkdm again since idle was already denied | |
2017 | * in _enable() | |
2018 | */ | |
2019 | if (oh->clkdm && !(oh->flags & HWMOD_CLKDM_NOAUTO)) | |
1d9a5425 TK |
2020 | clkdm_deny_idle(oh->clkdm); |
2021 | ||
fa200222 | 2022 | if (oh->flags & HWMOD_BLOCK_WFI) |
f7b861b7 | 2023 | cpu_idle_poll_ctrl(false); |
9ebfd285 KH |
2024 | if (soc_ops.disable_module) |
2025 | soc_ops.disable_module(oh); | |
bfc141e3 | 2026 | |
45c38252 BC |
2027 | /* |
2028 | * The module must be in idle mode before disabling any parents | |
2029 | * clocks. Otherwise, the parent clock might be disabled before | |
2030 | * the module transition is done, and thus will prevent the | |
2031 | * transition to complete properly. | |
2032 | */ | |
2033 | _disable_clocks(oh); | |
1d9a5425 TK |
2034 | if (oh->clkdm) { |
2035 | clkdm_allow_idle(oh->clkdm); | |
665d0013 | 2036 | clkdm_hwmod_disable(oh->clkdm, oh); |
1d9a5425 | 2037 | } |
63c85238 PW |
2038 | |
2039 | oh->_state = _HWMOD_STATE_IDLE; | |
2040 | ||
2041 | return 0; | |
2042 | } | |
2043 | ||
2044 | /** | |
2045 | * _shutdown - shutdown an omap_hwmod | |
2046 | * @oh: struct omap_hwmod * | |
2047 | * | |
2048 | * Shut down an omap_hwmod @oh. This should be called when the driver | |
2049 | * used for the hwmod is removed or unloaded or if the driver is not | |
2050 | * used by the system. Returns -EINVAL if the hwmod is in the wrong | |
2051 | * state or returns 0. | |
2052 | */ | |
2053 | static int _shutdown(struct omap_hwmod *oh) | |
2054 | { | |
9c8b0ec7 | 2055 | int ret, i; |
e4dc8f50 PW |
2056 | u8 prev_state; |
2057 | ||
c20c8f75 SA |
2058 | if (_are_all_hardreset_lines_asserted(oh)) |
2059 | return 0; | |
2060 | ||
63c85238 PW |
2061 | if (oh->_state != _HWMOD_STATE_IDLE && |
2062 | oh->_state != _HWMOD_STATE_ENABLED) { | |
4f8a428d RK |
2063 | WARN(1, "omap_hwmod: %s: disabled state can only be entered from idle, or enabled state\n", |
2064 | oh->name); | |
63c85238 PW |
2065 | return -EINVAL; |
2066 | } | |
2067 | ||
2068 | pr_debug("omap_hwmod: %s: disabling\n", oh->name); | |
2069 | ||
e4dc8f50 PW |
2070 | if (oh->class->pre_shutdown) { |
2071 | prev_state = oh->_state; | |
2072 | if (oh->_state == _HWMOD_STATE_IDLE) | |
dc6d1cda | 2073 | _enable(oh); |
e4dc8f50 PW |
2074 | ret = oh->class->pre_shutdown(oh); |
2075 | if (ret) { | |
2076 | if (prev_state == _HWMOD_STATE_IDLE) | |
dc6d1cda | 2077 | _idle(oh); |
e4dc8f50 PW |
2078 | return ret; |
2079 | } | |
2080 | } | |
2081 | ||
6481c73c MV |
2082 | if (oh->class->sysc) { |
2083 | if (oh->_state == _HWMOD_STATE_IDLE) | |
2084 | _enable(oh); | |
74ff3a68 | 2085 | _shutdown_sysc(oh); |
6481c73c | 2086 | } |
5365efbe | 2087 | |
3827f949 BC |
2088 | /* clocks and deps are already disabled in idle */ |
2089 | if (oh->_state == _HWMOD_STATE_ENABLED) { | |
2090 | _del_initiator_dep(oh, mpu_oh); | |
2091 | /* XXX what about the other system initiators here? dma, dsp */ | |
fa200222 | 2092 | if (oh->flags & HWMOD_BLOCK_WFI) |
f7b861b7 | 2093 | cpu_idle_poll_ctrl(false); |
9ebfd285 KH |
2094 | if (soc_ops.disable_module) |
2095 | soc_ops.disable_module(oh); | |
45c38252 | 2096 | _disable_clocks(oh); |
665d0013 RN |
2097 | if (oh->clkdm) |
2098 | clkdm_hwmod_disable(oh->clkdm, oh); | |
3827f949 | 2099 | } |
63c85238 PW |
2100 | /* XXX Should this code also force-disable the optional clocks? */ |
2101 | ||
9c8b0ec7 PW |
2102 | for (i = 0; i < oh->rst_lines_cnt; i++) |
2103 | _assert_hardreset(oh, oh->rst_lines[i].name); | |
31f62866 | 2104 | |
63c85238 PW |
2105 | oh->_state = _HWMOD_STATE_DISABLED; |
2106 | ||
2107 | return 0; | |
2108 | } | |
2109 | ||
5e863c56 TL |
2110 | static int of_dev_find_hwmod(struct device_node *np, |
2111 | struct omap_hwmod *oh) | |
2112 | { | |
2113 | int count, i, res; | |
2114 | const char *p; | |
2115 | ||
2116 | count = of_property_count_strings(np, "ti,hwmods"); | |
2117 | if (count < 1) | |
2118 | return -ENODEV; | |
2119 | ||
2120 | for (i = 0; i < count; i++) { | |
2121 | res = of_property_read_string_index(np, "ti,hwmods", | |
2122 | i, &p); | |
2123 | if (res) | |
2124 | continue; | |
2125 | if (!strcmp(p, oh->name)) { | |
6e771379 RH |
2126 | pr_debug("omap_hwmod: dt %pOFn[%i] uses hwmod %s\n", |
2127 | np, i, oh->name); | |
5e863c56 TL |
2128 | return i; |
2129 | } | |
2130 | } | |
2131 | ||
2132 | return -ENODEV; | |
2133 | } | |
2134 | ||
079abade SS |
2135 | /** |
2136 | * of_dev_hwmod_lookup - look up needed hwmod from dt blob | |
2137 | * @np: struct device_node * | |
2138 | * @oh: struct omap_hwmod * | |
5e863c56 TL |
2139 | * @index: index of the entry found |
2140 | * @found: struct device_node * found or NULL | |
079abade SS |
2141 | * |
2142 | * Parse the dt blob and find out needed hwmod. Recursive function is | |
2143 | * implemented to take care hierarchical dt blob parsing. | |
5e863c56 | 2144 | * Return: Returns 0 on success, -ENODEV when not found. |
079abade | 2145 | */ |
5e863c56 TL |
2146 | static int of_dev_hwmod_lookup(struct device_node *np, |
2147 | struct omap_hwmod *oh, | |
2148 | int *index, | |
2149 | struct device_node **found) | |
079abade | 2150 | { |
5e863c56 TL |
2151 | struct device_node *np0 = NULL; |
2152 | int res; | |
2153 | ||
2154 | res = of_dev_find_hwmod(np, oh); | |
2155 | if (res >= 0) { | |
2156 | *found = np; | |
2157 | *index = res; | |
2158 | return 0; | |
2159 | } | |
079abade SS |
2160 | |
2161 | for_each_child_of_node(np, np0) { | |
5e863c56 TL |
2162 | struct device_node *fc; |
2163 | int i; | |
2164 | ||
2165 | res = of_dev_hwmod_lookup(np0, oh, &i, &fc); | |
2166 | if (res == 0) { | |
2167 | *found = fc; | |
2168 | *index = i; | |
2169 | return 0; | |
079abade SS |
2170 | } |
2171 | } | |
5e863c56 TL |
2172 | |
2173 | *found = NULL; | |
2174 | *index = 0; | |
2175 | ||
2176 | return -ENODEV; | |
079abade SS |
2177 | } |
2178 | ||
1dbcb97c TL |
2179 | /** |
2180 | * omap_hwmod_fix_mpu_rt_idx - fix up mpu_rt_idx register offsets | |
2181 | * | |
2182 | * @oh: struct omap_hwmod * | |
2183 | * @np: struct device_node * | |
2184 | * | |
2185 | * Fix up module register offsets for modules with mpu_rt_idx. | |
2186 | * Only needed for cpsw with interconnect target module defined | |
2187 | * in device tree while still using legacy hwmod platform data | |
2188 | * for rev, sysc and syss registers. | |
2189 | * | |
2190 | * Can be removed when all cpsw hwmod platform data has been | |
2191 | * dropped. | |
2192 | */ | |
2193 | static void omap_hwmod_fix_mpu_rt_idx(struct omap_hwmod *oh, | |
2194 | struct device_node *np, | |
2195 | struct resource *res) | |
2196 | { | |
2197 | struct device_node *child = NULL; | |
2198 | int error; | |
2199 | ||
2200 | child = of_get_next_child(np, child); | |
2201 | if (!child) | |
2202 | return; | |
2203 | ||
2204 | error = of_address_to_resource(child, oh->mpu_rt_idx, res); | |
2205 | if (error) | |
2206 | pr_err("%s: error mapping mpu_rt_idx: %i\n", | |
2207 | __func__, error); | |
2208 | } | |
2209 | ||
6c72b355 TL |
2210 | /** |
2211 | * omap_hwmod_parse_module_range - map module IO range from device tree | |
2212 | * @oh: struct omap_hwmod * | |
2213 | * @np: struct device_node * | |
2214 | * | |
2215 | * Parse the device tree range an interconnect target module provides | |
2216 | * for it's child device IP blocks. This way we can support the old | |
2217 | * "ti,hwmods" property with just dts data without a need for platform | |
2218 | * data for IO resources. And we don't need all the child IP device | |
2219 | * nodes available in the dts. | |
2220 | */ | |
2221 | int omap_hwmod_parse_module_range(struct omap_hwmod *oh, | |
2222 | struct device_node *np, | |
2223 | struct resource *res) | |
2224 | { | |
2225 | struct property *prop; | |
2226 | const __be32 *ranges; | |
2227 | const char *name; | |
2228 | u32 nr_addr, nr_size; | |
2229 | u64 base, size; | |
2230 | int len, error; | |
2231 | ||
2232 | if (!res) | |
2233 | return -EINVAL; | |
2234 | ||
2235 | ranges = of_get_property(np, "ranges", &len); | |
2236 | if (!ranges) | |
2237 | return -ENOENT; | |
2238 | ||
2239 | len /= sizeof(*ranges); | |
2240 | ||
2241 | if (len < 3) | |
2242 | return -EINVAL; | |
2243 | ||
2244 | of_property_for_each_string(np, "compatible", prop, name) | |
2245 | if (!strncmp("ti,sysc-", name, 8)) | |
2246 | break; | |
2247 | ||
2248 | if (!name) | |
2249 | return -ENOENT; | |
2250 | ||
2251 | error = of_property_read_u32(np, "#address-cells", &nr_addr); | |
2252 | if (error) | |
2253 | return -ENOENT; | |
2254 | ||
2255 | error = of_property_read_u32(np, "#size-cells", &nr_size); | |
2256 | if (error) | |
2257 | return -ENOENT; | |
2258 | ||
2259 | if (nr_addr != 1 || nr_size != 1) { | |
6e771379 RH |
2260 | pr_err("%s: invalid range for %s->%pOFn\n", __func__, |
2261 | oh->name, np); | |
6c72b355 TL |
2262 | return -EINVAL; |
2263 | } | |
2264 | ||
2265 | ranges++; | |
2266 | base = of_translate_address(np, ranges++); | |
2267 | size = be32_to_cpup(ranges); | |
2268 | ||
6e771379 RH |
2269 | pr_debug("omap_hwmod: %s %pOFn at 0x%llx size 0x%llx\n", |
2270 | oh->name, np, base, size); | |
6c72b355 | 2271 | |
1dbcb97c TL |
2272 | if (oh && oh->mpu_rt_idx) { |
2273 | omap_hwmod_fix_mpu_rt_idx(oh, np, res); | |
2274 | ||
2275 | return 0; | |
2276 | } | |
2277 | ||
6c72b355 TL |
2278 | res->start = base; |
2279 | res->end = base + size - 1; | |
2280 | res->flags = IORESOURCE_MEM; | |
2281 | ||
2282 | return 0; | |
2283 | } | |
2284 | ||
381d033a PW |
2285 | /** |
2286 | * _init_mpu_rt_base - populate the virtual address for a hwmod | |
2287 | * @oh: struct omap_hwmod * to locate the virtual address | |
f92d9597 | 2288 | * @data: (unused, caller should pass NULL) |
5e863c56 | 2289 | * @index: index of the reg entry iospace in device tree |
f92d9597 | 2290 | * @np: struct device_node * of the IP block's device node in the DT data |
381d033a PW |
2291 | * |
2292 | * Cache the virtual address used by the MPU to access this IP block's | |
2293 | * registers. This address is needed early so the OCP registers that | |
2294 | * are part of the device's address space can be ioremapped properly. | |
6423d6df | 2295 | * |
9a258afa RQ |
2296 | * If SYSC access is not needed, the registers will not be remapped |
2297 | * and non-availability of MPU access is not treated as an error. | |
2298 | * | |
6423d6df SA |
2299 | * Returns 0 on success, -EINVAL if an invalid hwmod is passed, and |
2300 | * -ENXIO on absent or invalid register target address space. | |
381d033a | 2301 | */ |
f92d9597 | 2302 | static int __init _init_mpu_rt_base(struct omap_hwmod *oh, void *data, |
5e863c56 | 2303 | int index, struct device_node *np) |
381d033a | 2304 | { |
079abade | 2305 | void __iomem *va_start = NULL; |
6c72b355 TL |
2306 | struct resource res; |
2307 | int error; | |
c9aafd23 PW |
2308 | |
2309 | if (!oh) | |
6423d6df | 2310 | return -EINVAL; |
c9aafd23 | 2311 | |
2221b5cd PW |
2312 | _save_mpu_port_index(oh); |
2313 | ||
9a258afa RQ |
2314 | /* if we don't need sysc access we don't need to ioremap */ |
2315 | if (!oh->class->sysc) | |
2316 | return 0; | |
2317 | ||
2318 | /* we can't continue without MPU PORT if we need sysc access */ | |
381d033a | 2319 | if (oh->_int_flags & _HWMOD_NO_MPU_PORT) |
6423d6df | 2320 | return -ENXIO; |
381d033a | 2321 | |
9cffb1a0 TL |
2322 | if (!np) { |
2323 | pr_err("omap_hwmod: %s: no dt node\n", oh->name); | |
2324 | return -ENXIO; | |
c9aafd23 PW |
2325 | } |
2326 | ||
9cffb1a0 TL |
2327 | /* Do we have a dts range for the interconnect target module? */ |
2328 | error = omap_hwmod_parse_module_range(oh, np, &res); | |
2329 | if (!error) | |
2330 | va_start = ioremap(res.start, resource_size(&res)); | |
2331 | ||
2332 | /* No ranges, rely on device reg entry */ | |
2333 | if (!va_start) | |
2334 | va_start = of_iomap(np, index + oh->mpu_rt_idx); | |
c9aafd23 | 2335 | if (!va_start) { |
9cffb1a0 TL |
2336 | pr_err("omap_hwmod: %s: Missing dt reg%i for %pOF\n", |
2337 | oh->name, index, np); | |
6423d6df | 2338 | return -ENXIO; |
c9aafd23 PW |
2339 | } |
2340 | ||
2341 | pr_debug("omap_hwmod: %s: MPU register target at va %p\n", | |
2342 | oh->name, va_start); | |
2343 | ||
2344 | oh->_mpu_rt_va = va_start; | |
6423d6df | 2345 | return 0; |
381d033a PW |
2346 | } |
2347 | ||
4f212247 TL |
2348 | static void __init parse_module_flags(struct omap_hwmod *oh, |
2349 | struct device_node *np) | |
2350 | { | |
2351 | if (of_find_property(np, "ti,no-reset-on-init", NULL)) | |
2352 | oh->flags |= HWMOD_INIT_NO_RESET; | |
2353 | if (of_find_property(np, "ti,no-idle-on-init", NULL)) | |
2354 | oh->flags |= HWMOD_INIT_NO_IDLE; | |
2355 | if (of_find_property(np, "ti,no-idle", NULL)) | |
2356 | oh->flags |= HWMOD_NO_IDLE; | |
2357 | } | |
2358 | ||
381d033a PW |
2359 | /** |
2360 | * _init - initialize internal data for the hwmod @oh | |
2361 | * @oh: struct omap_hwmod * | |
2362 | * @n: (unused) | |
2363 | * | |
2364 | * Look up the clocks and the address space used by the MPU to access | |
2365 | * registers belonging to the hwmod @oh. @oh must already be | |
2366 | * registered at this point. This is the first of two phases for | |
2367 | * hwmod initialization. Code called here does not touch any hardware | |
2368 | * registers, it simply prepares internal data structures. Returns 0 | |
6423d6df SA |
2369 | * upon success or if the hwmod isn't registered or if the hwmod's |
2370 | * address space is not defined, or -EINVAL upon failure. | |
381d033a PW |
2371 | */ |
2372 | static int __init _init(struct omap_hwmod *oh, void *data) | |
2373 | { | |
5e863c56 | 2374 | int r, index; |
f92d9597 | 2375 | struct device_node *np = NULL; |
1aa8f0cb | 2376 | struct device_node *bus; |
381d033a PW |
2377 | |
2378 | if (oh->_state != _HWMOD_STATE_REGISTERED) | |
2379 | return 0; | |
2380 | ||
1aa8f0cb TL |
2381 | bus = of_find_node_by_name(NULL, "ocp"); |
2382 | if (!bus) | |
2383 | return -ENODEV; | |
5e863c56 | 2384 | |
1aa8f0cb TL |
2385 | r = of_dev_hwmod_lookup(bus, oh, &index, &np); |
2386 | if (r) | |
2387 | pr_debug("omap_hwmod: %s missing dt data\n", oh->name); | |
2388 | else if (np && index) | |
6e771379 RH |
2389 | pr_warn("omap_hwmod: %s using broken dt data from %pOFn\n", |
2390 | oh->name, np); | |
f92d9597 | 2391 | |
9a258afa RQ |
2392 | r = _init_mpu_rt_base(oh, NULL, index, np); |
2393 | if (r < 0) { | |
2394 | WARN(1, "omap_hwmod: %s: doesn't have mpu register target base\n", | |
2395 | oh->name); | |
2396 | return 0; | |
6423d6df | 2397 | } |
381d033a | 2398 | |
70f05be3 | 2399 | r = _init_clocks(oh, np); |
c48cd659 | 2400 | if (r < 0) { |
381d033a PW |
2401 | WARN(1, "omap_hwmod: %s: couldn't init clocks\n", oh->name); |
2402 | return -EINVAL; | |
2403 | } | |
2404 | ||
3d36ad7e | 2405 | if (np) { |
4f212247 TL |
2406 | struct device_node *child; |
2407 | ||
2408 | parse_module_flags(oh, np); | |
2409 | child = of_get_next_child(np, NULL); | |
2410 | if (child) | |
2411 | parse_module_flags(oh, child); | |
3d36ad7e | 2412 | } |
f92d9597 | 2413 | |
381d033a PW |
2414 | oh->_state = _HWMOD_STATE_INITIALIZED; |
2415 | ||
2416 | return 0; | |
2417 | } | |
2418 | ||
63c85238 | 2419 | /** |
64813c3f | 2420 | * _setup_iclk_autoidle - configure an IP block's interface clocks |
63c85238 PW |
2421 | * @oh: struct omap_hwmod * |
2422 | * | |
64813c3f PW |
2423 | * Set up the module's interface clocks. XXX This function is still mostly |
2424 | * a stub; implementing this properly requires iclk autoidle usecounting in | |
2425 | * the clock code. No return value. | |
63c85238 | 2426 | */ |
64813c3f | 2427 | static void __init _setup_iclk_autoidle(struct omap_hwmod *oh) |
63c85238 | 2428 | { |
5d95dde7 | 2429 | struct omap_hwmod_ocp_if *os; |
b8e1bddc | 2430 | |
381d033a | 2431 | if (oh->_state != _HWMOD_STATE_INITIALIZED) |
64813c3f | 2432 | return; |
48d54f3f | 2433 | |
b8e1bddc | 2434 | list_for_each_entry(os, &oh->slave_ports, node) { |
5d95dde7 | 2435 | if (!os->_clk) |
64813c3f | 2436 | continue; |
63c85238 | 2437 | |
64813c3f PW |
2438 | if (os->flags & OCPIF_SWSUP_IDLE) { |
2439 | /* XXX omap_iclk_deny_idle(c); */ | |
2440 | } else { | |
2441 | /* XXX omap_iclk_allow_idle(c); */ | |
5d95dde7 | 2442 | clk_enable(os->_clk); |
63c85238 PW |
2443 | } |
2444 | } | |
2445 | ||
64813c3f PW |
2446 | return; |
2447 | } | |
2448 | ||
2449 | /** | |
2450 | * _setup_reset - reset an IP block during the setup process | |
2451 | * @oh: struct omap_hwmod * | |
2452 | * | |
2453 | * Reset the IP block corresponding to the hwmod @oh during the setup | |
2454 | * process. The IP block is first enabled so it can be successfully | |
2455 | * reset. Returns 0 upon success or a negative error code upon | |
2456 | * failure. | |
2457 | */ | |
2458 | static int __init _setup_reset(struct omap_hwmod *oh) | |
2459 | { | |
2460 | int r; | |
2461 | ||
2462 | if (oh->_state != _HWMOD_STATE_INITIALIZED) | |
2463 | return -EINVAL; | |
63c85238 | 2464 | |
5fb3d522 PW |
2465 | if (oh->flags & HWMOD_EXT_OPT_MAIN_CLK) |
2466 | return -EPERM; | |
2467 | ||
747834ab PW |
2468 | if (oh->rst_lines_cnt == 0) { |
2469 | r = _enable(oh); | |
2470 | if (r) { | |
3d0cb73e JP |
2471 | pr_warn("omap_hwmod: %s: cannot be enabled for reset (%d)\n", |
2472 | oh->name, oh->_state); | |
747834ab PW |
2473 | return -EINVAL; |
2474 | } | |
9a23dfe1 | 2475 | } |
63c85238 | 2476 | |
2800852a | 2477 | if (!(oh->flags & HWMOD_INIT_NO_RESET)) |
64813c3f PW |
2478 | r = _reset(oh); |
2479 | ||
2480 | return r; | |
2481 | } | |
2482 | ||
2483 | /** | |
2484 | * _setup_postsetup - transition to the appropriate state after _setup | |
2485 | * @oh: struct omap_hwmod * | |
2486 | * | |
2487 | * Place an IP block represented by @oh into a "post-setup" state -- | |
2488 | * either IDLE, ENABLED, or DISABLED. ("post-setup" simply means that | |
2489 | * this function is called at the end of _setup().) The postsetup | |
2490 | * state for an IP block can be changed by calling | |
2491 | * omap_hwmod_enter_postsetup_state() early in the boot process, | |
2492 | * before one of the omap_hwmod_setup*() functions are called for the | |
2493 | * IP block. | |
2494 | * | |
2495 | * The IP block stays in this state until a PM runtime-based driver is | |
2496 | * loaded for that IP block. A post-setup state of IDLE is | |
2497 | * appropriate for almost all IP blocks with runtime PM-enabled | |
2498 | * drivers, since those drivers are able to enable the IP block. A | |
2499 | * post-setup state of ENABLED is appropriate for kernels with PM | |
2500 | * runtime disabled. The DISABLED state is appropriate for unusual IP | |
2501 | * blocks such as the MPU WDTIMER on kernels without WDTIMER drivers | |
2502 | * included, since the WDTIMER starts running on reset and will reset | |
2503 | * the MPU if left active. | |
2504 | * | |
2505 | * This post-setup mechanism is deprecated. Once all of the OMAP | |
2506 | * drivers have been converted to use PM runtime, and all of the IP | |
2507 | * block data and interconnect data is available to the hwmod code, it | |
2508 | * should be possible to replace this mechanism with a "lazy reset" | |
2509 | * arrangement. In a "lazy reset" setup, each IP block is enabled | |
2510 | * when the driver first probes, then all remaining IP blocks without | |
2511 | * drivers are either shut down or enabled after the drivers have | |
2512 | * loaded. However, this cannot take place until the above | |
2513 | * preconditions have been met, since otherwise the late reset code | |
2514 | * has no way of knowing which IP blocks are in use by drivers, and | |
2515 | * which ones are unused. | |
2516 | * | |
2517 | * No return value. | |
2518 | */ | |
2519 | static void __init _setup_postsetup(struct omap_hwmod *oh) | |
2520 | { | |
2521 | u8 postsetup_state; | |
2522 | ||
2523 | if (oh->rst_lines_cnt > 0) | |
2524 | return; | |
76e5589e | 2525 | |
2092e5cc PW |
2526 | postsetup_state = oh->_postsetup_state; |
2527 | if (postsetup_state == _HWMOD_STATE_UNKNOWN) | |
2528 | postsetup_state = _HWMOD_STATE_ENABLED; | |
2529 | ||
2530 | /* | |
2531 | * XXX HWMOD_INIT_NO_IDLE does not belong in hwmod data - | |
2532 | * it should be set by the core code as a runtime flag during startup | |
2533 | */ | |
2e18f5a1 | 2534 | if ((oh->flags & (HWMOD_INIT_NO_IDLE | HWMOD_NO_IDLE)) && |
aacf0941 RN |
2535 | (postsetup_state == _HWMOD_STATE_IDLE)) { |
2536 | oh->_int_flags |= _HWMOD_SKIP_ENABLE; | |
2092e5cc | 2537 | postsetup_state = _HWMOD_STATE_ENABLED; |
aacf0941 | 2538 | } |
2092e5cc PW |
2539 | |
2540 | if (postsetup_state == _HWMOD_STATE_IDLE) | |
dc6d1cda | 2541 | _idle(oh); |
2092e5cc PW |
2542 | else if (postsetup_state == _HWMOD_STATE_DISABLED) |
2543 | _shutdown(oh); | |
2544 | else if (postsetup_state != _HWMOD_STATE_ENABLED) | |
2545 | WARN(1, "hwmod: %s: unknown postsetup state %d! defaulting to enabled\n", | |
2546 | oh->name, postsetup_state); | |
63c85238 | 2547 | |
64813c3f PW |
2548 | return; |
2549 | } | |
2550 | ||
2551 | /** | |
2552 | * _setup - prepare IP block hardware for use | |
2553 | * @oh: struct omap_hwmod * | |
2554 | * @n: (unused, pass NULL) | |
2555 | * | |
2556 | * Configure the IP block represented by @oh. This may include | |
2557 | * enabling the IP block, resetting it, and placing it into a | |
2558 | * post-setup state, depending on the type of IP block and applicable | |
2559 | * flags. IP blocks are reset to prevent any previous configuration | |
2560 | * by the bootloader or previous operating system from interfering | |
2561 | * with power management or other parts of the system. The reset can | |
2562 | * be avoided; see omap_hwmod_no_setup_reset(). This is the second of | |
2563 | * two phases for hwmod initialization. Code called here generally | |
2564 | * affects the IP block hardware, or system integration hardware | |
2565 | * associated with the IP block. Returns 0. | |
2566 | */ | |
8c879705 | 2567 | static int _setup(struct omap_hwmod *oh, void *data) |
64813c3f PW |
2568 | { |
2569 | if (oh->_state != _HWMOD_STATE_INITIALIZED) | |
2570 | return 0; | |
2571 | ||
f22d2545 TV |
2572 | if (oh->parent_hwmod) { |
2573 | int r; | |
2574 | ||
2575 | r = _enable(oh->parent_hwmod); | |
2576 | WARN(r, "hwmod: %s: setup: failed to enable parent hwmod %s\n", | |
2577 | oh->name, oh->parent_hwmod->name); | |
2578 | } | |
2579 | ||
64813c3f PW |
2580 | _setup_iclk_autoidle(oh); |
2581 | ||
2582 | if (!_setup_reset(oh)) | |
2583 | _setup_postsetup(oh); | |
2584 | ||
f22d2545 TV |
2585 | if (oh->parent_hwmod) { |
2586 | u8 postsetup_state; | |
2587 | ||
2588 | postsetup_state = oh->parent_hwmod->_postsetup_state; | |
2589 | ||
2590 | if (postsetup_state == _HWMOD_STATE_IDLE) | |
2591 | _idle(oh->parent_hwmod); | |
2592 | else if (postsetup_state == _HWMOD_STATE_DISABLED) | |
2593 | _shutdown(oh->parent_hwmod); | |
2594 | else if (postsetup_state != _HWMOD_STATE_ENABLED) | |
2595 | WARN(1, "hwmod: %s: unknown postsetup state %d! defaulting to enabled\n", | |
2596 | oh->parent_hwmod->name, postsetup_state); | |
2597 | } | |
2598 | ||
63c85238 PW |
2599 | return 0; |
2600 | } | |
2601 | ||
63c85238 | 2602 | /** |
0102b627 | 2603 | * _register - register a struct omap_hwmod |
63c85238 PW |
2604 | * @oh: struct omap_hwmod * |
2605 | * | |
43b40992 PW |
2606 | * Registers the omap_hwmod @oh. Returns -EEXIST if an omap_hwmod |
2607 | * already has been registered by the same name; -EINVAL if the | |
2608 | * omap_hwmod is in the wrong state, if @oh is NULL, if the | |
2609 | * omap_hwmod's class field is NULL; if the omap_hwmod is missing a | |
2610 | * name, or if the omap_hwmod's class is missing a name; or 0 upon | |
2611 | * success. | |
63c85238 PW |
2612 | * |
2613 | * XXX The data should be copied into bootmem, so the original data | |
2614 | * should be marked __initdata and freed after init. This would allow | |
2615 | * unneeded omap_hwmods to be freed on multi-OMAP configurations. Note | |
2616 | * that the copy process would be relatively complex due to the large number | |
2617 | * of substructures. | |
2618 | */ | |
01592df9 | 2619 | static int __init _register(struct omap_hwmod *oh) |
63c85238 | 2620 | { |
43b40992 PW |
2621 | if (!oh || !oh->name || !oh->class || !oh->class->name || |
2622 | (oh->_state != _HWMOD_STATE_UNKNOWN)) | |
63c85238 PW |
2623 | return -EINVAL; |
2624 | ||
63c85238 PW |
2625 | pr_debug("omap_hwmod: %s: registering\n", oh->name); |
2626 | ||
ce35b244 BC |
2627 | if (_lookup(oh->name)) |
2628 | return -EEXIST; | |
63c85238 | 2629 | |
63c85238 PW |
2630 | list_add_tail(&oh->node, &omap_hwmod_list); |
2631 | ||
2221b5cd | 2632 | INIT_LIST_HEAD(&oh->slave_ports); |
dc6d1cda | 2633 | spin_lock_init(&oh->_lock); |
69317952 | 2634 | lockdep_set_class(&oh->_lock, &oh->hwmod_key); |
2092e5cc | 2635 | |
63c85238 PW |
2636 | oh->_state = _HWMOD_STATE_REGISTERED; |
2637 | ||
569edd70 PW |
2638 | /* |
2639 | * XXX Rather than doing a strcmp(), this should test a flag | |
2640 | * set in the hwmod data, inserted by the autogenerator code. | |
2641 | */ | |
2642 | if (!strcmp(oh->name, MPU_INITIATOR_NAME)) | |
2643 | mpu_oh = oh; | |
63c85238 | 2644 | |
569edd70 | 2645 | return 0; |
63c85238 PW |
2646 | } |
2647 | ||
2221b5cd PW |
2648 | /** |
2649 | * _add_link - add an interconnect between two IP blocks | |
2650 | * @oi: pointer to a struct omap_hwmod_ocp_if record | |
2651 | * | |
a1e31235 | 2652 | * Add struct omap_hwmod_link records connecting the slave IP block |
2221b5cd PW |
2653 | * specified in @oi->slave to @oi. This code is assumed to run before |
2654 | * preemption or SMP has been enabled, thus avoiding the need for | |
2655 | * locking in this code. Changes to this assumption will require | |
2656 | * additional locking. Returns 0. | |
2657 | */ | |
2658 | static int __init _add_link(struct omap_hwmod_ocp_if *oi) | |
2659 | { | |
2221b5cd PW |
2660 | pr_debug("omap_hwmod: %s -> %s: adding link\n", oi->master->name, |
2661 | oi->slave->name); | |
2662 | ||
a1e31235 | 2663 | list_add(&oi->node, &oi->slave->slave_ports); |
2221b5cd PW |
2664 | oi->slave->slaves_cnt++; |
2665 | ||
2666 | return 0; | |
2667 | } | |
2668 | ||
2669 | /** | |
2670 | * _register_link - register a struct omap_hwmod_ocp_if | |
2671 | * @oi: struct omap_hwmod_ocp_if * | |
2672 | * | |
2673 | * Registers the omap_hwmod_ocp_if record @oi. Returns -EEXIST if it | |
2674 | * has already been registered; -EINVAL if @oi is NULL or if the | |
2675 | * record pointed to by @oi is missing required fields; or 0 upon | |
2676 | * success. | |
2677 | * | |
2678 | * XXX The data should be copied into bootmem, so the original data | |
2679 | * should be marked __initdata and freed after init. This would allow | |
2680 | * unneeded omap_hwmods to be freed on multi-OMAP configurations. | |
2681 | */ | |
2682 | static int __init _register_link(struct omap_hwmod_ocp_if *oi) | |
2683 | { | |
2684 | if (!oi || !oi->master || !oi->slave || !oi->user) | |
2685 | return -EINVAL; | |
2686 | ||
2687 | if (oi->_int_flags & _OCPIF_INT_FLAGS_REGISTERED) | |
2688 | return -EEXIST; | |
2689 | ||
2690 | pr_debug("omap_hwmod: registering link from %s to %s\n", | |
2691 | oi->master->name, oi->slave->name); | |
2692 | ||
2693 | /* | |
2694 | * Register the connected hwmods, if they haven't been | |
2695 | * registered already | |
2696 | */ | |
2697 | if (oi->master->_state != _HWMOD_STATE_REGISTERED) | |
2698 | _register(oi->master); | |
2699 | ||
2700 | if (oi->slave->_state != _HWMOD_STATE_REGISTERED) | |
2701 | _register(oi->slave); | |
2702 | ||
2703 | _add_link(oi); | |
2704 | ||
2705 | oi->_int_flags |= _OCPIF_INT_FLAGS_REGISTERED; | |
2706 | ||
2707 | return 0; | |
2708 | } | |
2709 | ||
8f6aa8ee KH |
2710 | /* Static functions intended only for use in soc_ops field function pointers */ |
2711 | ||
2712 | /** | |
9002e921 | 2713 | * _omap2xxx_3xxx_wait_target_ready - wait for a module to leave slave idle |
8f6aa8ee KH |
2714 | * @oh: struct omap_hwmod * |
2715 | * | |
2716 | * Wait for a module @oh to leave slave idle. Returns 0 if the module | |
2717 | * does not have an IDLEST bit or if the module successfully leaves | |
2718 | * slave idle; otherwise, pass along the return value of the | |
2719 | * appropriate *_cm*_wait_module_ready() function. | |
2720 | */ | |
9002e921 | 2721 | static int _omap2xxx_3xxx_wait_target_ready(struct omap_hwmod *oh) |
8f6aa8ee KH |
2722 | { |
2723 | if (!oh) | |
2724 | return -EINVAL; | |
2725 | ||
2726 | if (oh->flags & HWMOD_NO_IDLEST) | |
2727 | return 0; | |
2728 | ||
2729 | if (!_find_mpu_rt_port(oh)) | |
2730 | return 0; | |
2731 | ||
2732 | /* XXX check module SIDLEMODE, hardreset status, enabled clocks */ | |
2733 | ||
021b6ff0 TK |
2734 | return omap_cm_wait_module_ready(0, oh->prcm.omap2.module_offs, |
2735 | oh->prcm.omap2.idlest_reg_id, | |
2736 | oh->prcm.omap2.idlest_idle_bit); | |
8f6aa8ee KH |
2737 | } |
2738 | ||
2739 | /** | |
2740 | * _omap4_wait_target_ready - wait for a module to leave slave idle | |
2741 | * @oh: struct omap_hwmod * | |
2742 | * | |
2743 | * Wait for a module @oh to leave slave idle. Returns 0 if the module | |
2744 | * does not have an IDLEST bit or if the module successfully leaves | |
2745 | * slave idle; otherwise, pass along the return value of the | |
2746 | * appropriate *_cm*_wait_module_ready() function. | |
2747 | */ | |
2748 | static int _omap4_wait_target_ready(struct omap_hwmod *oh) | |
2749 | { | |
2b026d13 | 2750 | if (!oh) |
8f6aa8ee KH |
2751 | return -EINVAL; |
2752 | ||
2b026d13 | 2753 | if (oh->flags & HWMOD_NO_IDLEST || !oh->clkdm) |
8f6aa8ee KH |
2754 | return 0; |
2755 | ||
2756 | if (!_find_mpu_rt_port(oh)) | |
2757 | return 0; | |
2758 | ||
8823ddf2 TL |
2759 | if (_omap4_clkctrl_managed_by_clkfwk(oh)) |
2760 | return 0; | |
2761 | ||
2762 | if (!_omap4_has_clkctrl_clock(oh)) | |
428929c7 DG |
2763 | return 0; |
2764 | ||
8f6aa8ee KH |
2765 | /* XXX check module SIDLEMODE, hardreset status */ |
2766 | ||
021b6ff0 TK |
2767 | return omap_cm_wait_module_ready(oh->clkdm->prcm_partition, |
2768 | oh->clkdm->cm_inst, | |
2769 | oh->prcm.omap4.clkctrl_offs, 0); | |
1688bf19 VH |
2770 | } |
2771 | ||
b8249cf2 KH |
2772 | /** |
2773 | * _omap2_assert_hardreset - call OMAP2 PRM hardreset fn with hwmod args | |
2774 | * @oh: struct omap_hwmod * to assert hardreset | |
2775 | * @ohri: hardreset line data | |
2776 | * | |
2777 | * Call omap2_prm_assert_hardreset() with parameters extracted from | |
2778 | * the hwmod @oh and the hardreset line data @ohri. Only intended for | |
2779 | * use as an soc_ops function pointer. Passes along the return value | |
2780 | * from omap2_prm_assert_hardreset(). XXX This function is scheduled | |
2781 | * for removal when the PRM code is moved into drivers/. | |
2782 | */ | |
2783 | static int _omap2_assert_hardreset(struct omap_hwmod *oh, | |
2784 | struct omap_hwmod_rst_info *ohri) | |
2785 | { | |
efd44dc3 TK |
2786 | return omap_prm_assert_hardreset(ohri->rst_shift, 0, |
2787 | oh->prcm.omap2.module_offs, 0); | |
b8249cf2 KH |
2788 | } |
2789 | ||
2790 | /** | |
2791 | * _omap2_deassert_hardreset - call OMAP2 PRM hardreset fn with hwmod args | |
2792 | * @oh: struct omap_hwmod * to deassert hardreset | |
2793 | * @ohri: hardreset line data | |
2794 | * | |
2795 | * Call omap2_prm_deassert_hardreset() with parameters extracted from | |
2796 | * the hwmod @oh and the hardreset line data @ohri. Only intended for | |
2797 | * use as an soc_ops function pointer. Passes along the return value | |
2798 | * from omap2_prm_deassert_hardreset(). XXX This function is | |
2799 | * scheduled for removal when the PRM code is moved into drivers/. | |
2800 | */ | |
2801 | static int _omap2_deassert_hardreset(struct omap_hwmod *oh, | |
2802 | struct omap_hwmod_rst_info *ohri) | |
2803 | { | |
37fb59d7 TK |
2804 | return omap_prm_deassert_hardreset(ohri->rst_shift, ohri->st_shift, 0, |
2805 | oh->prcm.omap2.module_offs, 0, 0); | |
b8249cf2 KH |
2806 | } |
2807 | ||
2808 | /** | |
2809 | * _omap2_is_hardreset_asserted - call OMAP2 PRM hardreset fn with hwmod args | |
2810 | * @oh: struct omap_hwmod * to test hardreset | |
2811 | * @ohri: hardreset line data | |
2812 | * | |
2813 | * Call omap2_prm_is_hardreset_asserted() with parameters extracted | |
2814 | * from the hwmod @oh and the hardreset line data @ohri. Only | |
2815 | * intended for use as an soc_ops function pointer. Passes along the | |
2816 | * return value from omap2_prm_is_hardreset_asserted(). XXX This | |
2817 | * function is scheduled for removal when the PRM code is moved into | |
2818 | * drivers/. | |
2819 | */ | |
2820 | static int _omap2_is_hardreset_asserted(struct omap_hwmod *oh, | |
2821 | struct omap_hwmod_rst_info *ohri) | |
2822 | { | |
1bc28b34 TK |
2823 | return omap_prm_is_hardreset_asserted(ohri->st_shift, 0, |
2824 | oh->prcm.omap2.module_offs, 0); | |
b8249cf2 KH |
2825 | } |
2826 | ||
2827 | /** | |
2828 | * _omap4_assert_hardreset - call OMAP4 PRM hardreset fn with hwmod args | |
2829 | * @oh: struct omap_hwmod * to assert hardreset | |
2830 | * @ohri: hardreset line data | |
2831 | * | |
2832 | * Call omap4_prminst_assert_hardreset() with parameters extracted | |
2833 | * from the hwmod @oh and the hardreset line data @ohri. Only | |
2834 | * intended for use as an soc_ops function pointer. Passes along the | |
2835 | * return value from omap4_prminst_assert_hardreset(). XXX This | |
2836 | * function is scheduled for removal when the PRM code is moved into | |
2837 | * drivers/. | |
2838 | */ | |
2839 | static int _omap4_assert_hardreset(struct omap_hwmod *oh, | |
2840 | struct omap_hwmod_rst_info *ohri) | |
b8249cf2 | 2841 | { |
07b3a139 PW |
2842 | if (!oh->clkdm) |
2843 | return -EINVAL; | |
2844 | ||
efd44dc3 TK |
2845 | return omap_prm_assert_hardreset(ohri->rst_shift, |
2846 | oh->clkdm->pwrdm.ptr->prcm_partition, | |
2847 | oh->clkdm->pwrdm.ptr->prcm_offs, | |
2848 | oh->prcm.omap4.rstctrl_offs); | |
b8249cf2 KH |
2849 | } |
2850 | ||
2851 | /** | |
2852 | * _omap4_deassert_hardreset - call OMAP4 PRM hardreset fn with hwmod args | |
2853 | * @oh: struct omap_hwmod * to deassert hardreset | |
2854 | * @ohri: hardreset line data | |
2855 | * | |
2856 | * Call omap4_prminst_deassert_hardreset() with parameters extracted | |
2857 | * from the hwmod @oh and the hardreset line data @ohri. Only | |
2858 | * intended for use as an soc_ops function pointer. Passes along the | |
2859 | * return value from omap4_prminst_deassert_hardreset(). XXX This | |
2860 | * function is scheduled for removal when the PRM code is moved into | |
2861 | * drivers/. | |
2862 | */ | |
2863 | static int _omap4_deassert_hardreset(struct omap_hwmod *oh, | |
2864 | struct omap_hwmod_rst_info *ohri) | |
2865 | { | |
07b3a139 PW |
2866 | if (!oh->clkdm) |
2867 | return -EINVAL; | |
2868 | ||
b8249cf2 KH |
2869 | if (ohri->st_shift) |
2870 | pr_err("omap_hwmod: %s: %s: hwmod data error: OMAP4 does not support st_shift\n", | |
2871 | oh->name, ohri->name); | |
4ebf5b28 | 2872 | return omap_prm_deassert_hardreset(ohri->rst_shift, ohri->rst_shift, |
37fb59d7 TK |
2873 | oh->clkdm->pwrdm.ptr->prcm_partition, |
2874 | oh->clkdm->pwrdm.ptr->prcm_offs, | |
4ebf5b28 TK |
2875 | oh->prcm.omap4.rstctrl_offs, |
2876 | oh->prcm.omap4.rstctrl_offs + | |
2877 | OMAP4_RST_CTRL_ST_OFFSET); | |
b8249cf2 KH |
2878 | } |
2879 | ||
2880 | /** | |
2881 | * _omap4_is_hardreset_asserted - call OMAP4 PRM hardreset fn with hwmod args | |
2882 | * @oh: struct omap_hwmod * to test hardreset | |
2883 | * @ohri: hardreset line data | |
2884 | * | |
2885 | * Call omap4_prminst_is_hardreset_asserted() with parameters | |
2886 | * extracted from the hwmod @oh and the hardreset line data @ohri. | |
2887 | * Only intended for use as an soc_ops function pointer. Passes along | |
2888 | * the return value from omap4_prminst_is_hardreset_asserted(). XXX | |
2889 | * This function is scheduled for removal when the PRM code is moved | |
2890 | * into drivers/. | |
2891 | */ | |
2892 | static int _omap4_is_hardreset_asserted(struct omap_hwmod *oh, | |
2893 | struct omap_hwmod_rst_info *ohri) | |
2894 | { | |
07b3a139 PW |
2895 | if (!oh->clkdm) |
2896 | return -EINVAL; | |
2897 | ||
1bc28b34 TK |
2898 | return omap_prm_is_hardreset_asserted(ohri->rst_shift, |
2899 | oh->clkdm->pwrdm.ptr-> | |
2900 | prcm_partition, | |
2901 | oh->clkdm->pwrdm.ptr->prcm_offs, | |
2902 | oh->prcm.omap4.rstctrl_offs); | |
b8249cf2 KH |
2903 | } |
2904 | ||
9fabc1a2 TK |
2905 | /** |
2906 | * _omap4_disable_direct_prcm - disable direct PRCM control for hwmod | |
2907 | * @oh: struct omap_hwmod * to disable control for | |
2908 | * | |
2909 | * Disables direct PRCM clkctrl done by hwmod core. Instead, the hwmod | |
2910 | * will be using its main_clk to enable/disable the module. Returns | |
2911 | * 0 if successful. | |
2912 | */ | |
2913 | static int _omap4_disable_direct_prcm(struct omap_hwmod *oh) | |
2914 | { | |
2915 | if (!oh) | |
2916 | return -EINVAL; | |
2917 | ||
8823ddf2 | 2918 | oh->prcm.omap4.flags |= HWMOD_OMAP4_CLKFWK_CLKCTR_CLOCK; |
9fabc1a2 TK |
2919 | |
2920 | return 0; | |
2921 | } | |
2922 | ||
1688bf19 VH |
2923 | /** |
2924 | * _am33xx_deassert_hardreset - call AM33XX PRM hardreset fn with hwmod args | |
2925 | * @oh: struct omap_hwmod * to deassert hardreset | |
2926 | * @ohri: hardreset line data | |
2927 | * | |
2928 | * Call am33xx_prminst_deassert_hardreset() with parameters extracted | |
2929 | * from the hwmod @oh and the hardreset line data @ohri. Only | |
2930 | * intended for use as an soc_ops function pointer. Passes along the | |
2931 | * return value from am33xx_prminst_deassert_hardreset(). XXX This | |
2932 | * function is scheduled for removal when the PRM code is moved into | |
2933 | * drivers/. | |
2934 | */ | |
2935 | static int _am33xx_deassert_hardreset(struct omap_hwmod *oh, | |
2936 | struct omap_hwmod_rst_info *ohri) | |
2937 | { | |
a5bf00cd TK |
2938 | return omap_prm_deassert_hardreset(ohri->rst_shift, ohri->st_shift, |
2939 | oh->clkdm->pwrdm.ptr->prcm_partition, | |
37fb59d7 TK |
2940 | oh->clkdm->pwrdm.ptr->prcm_offs, |
2941 | oh->prcm.omap4.rstctrl_offs, | |
2942 | oh->prcm.omap4.rstst_offs); | |
1688bf19 VH |
2943 | } |
2944 | ||
0102b627 BC |
2945 | /* Public functions */ |
2946 | ||
2947 | u32 omap_hwmod_read(struct omap_hwmod *oh, u16 reg_offs) | |
2948 | { | |
2949 | if (oh->flags & HWMOD_16BIT_REG) | |
edfaf05c | 2950 | return readw_relaxed(oh->_mpu_rt_va + reg_offs); |
0102b627 | 2951 | else |
edfaf05c | 2952 | return readl_relaxed(oh->_mpu_rt_va + reg_offs); |
0102b627 BC |
2953 | } |
2954 | ||
2955 | void omap_hwmod_write(u32 v, struct omap_hwmod *oh, u16 reg_offs) | |
2956 | { | |
2957 | if (oh->flags & HWMOD_16BIT_REG) | |
edfaf05c | 2958 | writew_relaxed(v, oh->_mpu_rt_va + reg_offs); |
0102b627 | 2959 | else |
edfaf05c | 2960 | writel_relaxed(v, oh->_mpu_rt_va + reg_offs); |
0102b627 BC |
2961 | } |
2962 | ||
6d3c55fd A |
2963 | /** |
2964 | * omap_hwmod_softreset - reset a module via SYSCONFIG.SOFTRESET bit | |
2965 | * @oh: struct omap_hwmod * | |
2966 | * | |
2967 | * This is a public function exposed to drivers. Some drivers may need to do | |
2968 | * some settings before and after resetting the device. Those drivers after | |
2969 | * doing the necessary settings could use this function to start a reset by | |
2970 | * setting the SYSCONFIG.SOFTRESET bit. | |
2971 | */ | |
2972 | int omap_hwmod_softreset(struct omap_hwmod *oh) | |
2973 | { | |
3c55c1ba PW |
2974 | u32 v; |
2975 | int ret; | |
2976 | ||
2977 | if (!oh || !(oh->_sysc_cache)) | |
6d3c55fd A |
2978 | return -EINVAL; |
2979 | ||
3c55c1ba PW |
2980 | v = oh->_sysc_cache; |
2981 | ret = _set_softreset(oh, &v); | |
2982 | if (ret) | |
2983 | goto error; | |
2984 | _write_sysconfig(v, oh); | |
2985 | ||
313a76ee RQ |
2986 | ret = _clear_softreset(oh, &v); |
2987 | if (ret) | |
2988 | goto error; | |
2989 | _write_sysconfig(v, oh); | |
2990 | ||
3c55c1ba PW |
2991 | error: |
2992 | return ret; | |
6d3c55fd A |
2993 | } |
2994 | ||
63c85238 PW |
2995 | /** |
2996 | * omap_hwmod_lookup - look up a registered omap_hwmod by name | |
2997 | * @name: name of the omap_hwmod to look up | |
2998 | * | |
2999 | * Given a @name of an omap_hwmod, return a pointer to the registered | |
3000 | * struct omap_hwmod *, or NULL upon error. | |
3001 | */ | |
3002 | struct omap_hwmod *omap_hwmod_lookup(const char *name) | |
3003 | { | |
3004 | struct omap_hwmod *oh; | |
3005 | ||
3006 | if (!name) | |
3007 | return NULL; | |
3008 | ||
63c85238 | 3009 | oh = _lookup(name); |
63c85238 PW |
3010 | |
3011 | return oh; | |
3012 | } | |
3013 | ||
3014 | /** | |
3015 | * omap_hwmod_for_each - call function for each registered omap_hwmod | |
3016 | * @fn: pointer to a callback function | |
97d60162 | 3017 | * @data: void * data to pass to callback function |
63c85238 PW |
3018 | * |
3019 | * Call @fn for each registered omap_hwmod, passing @data to each | |
3020 | * function. @fn must return 0 for success or any other value for | |
3021 | * failure. If @fn returns non-zero, the iteration across omap_hwmods | |
3022 | * will stop and the non-zero return value will be passed to the | |
3023 | * caller of omap_hwmod_for_each(). @fn is called with | |
3024 | * omap_hwmod_for_each() held. | |
3025 | */ | |
97d60162 PW |
3026 | int omap_hwmod_for_each(int (*fn)(struct omap_hwmod *oh, void *data), |
3027 | void *data) | |
63c85238 PW |
3028 | { |
3029 | struct omap_hwmod *temp_oh; | |
30ebad9d | 3030 | int ret = 0; |
63c85238 PW |
3031 | |
3032 | if (!fn) | |
3033 | return -EINVAL; | |
3034 | ||
63c85238 | 3035 | list_for_each_entry(temp_oh, &omap_hwmod_list, node) { |
97d60162 | 3036 | ret = (*fn)(temp_oh, data); |
63c85238 PW |
3037 | if (ret) |
3038 | break; | |
3039 | } | |
63c85238 PW |
3040 | |
3041 | return ret; | |
3042 | } | |
3043 | ||
2221b5cd PW |
3044 | /** |
3045 | * omap_hwmod_register_links - register an array of hwmod links | |
3046 | * @ois: pointer to an array of omap_hwmod_ocp_if to register | |
3047 | * | |
3048 | * Intended to be called early in boot before the clock framework is | |
3049 | * initialized. If @ois is not null, will register all omap_hwmods | |
9ebfd285 KH |
3050 | * listed in @ois that are valid for this chip. Returns -EINVAL if |
3051 | * omap_hwmod_init() hasn't been called before calling this function, | |
3052 | * -ENOMEM if the link memory area can't be allocated, or 0 upon | |
3053 | * success. | |
2221b5cd PW |
3054 | */ |
3055 | int __init omap_hwmod_register_links(struct omap_hwmod_ocp_if **ois) | |
3056 | { | |
3057 | int r, i; | |
3058 | ||
9ebfd285 KH |
3059 | if (!inited) |
3060 | return -EINVAL; | |
3061 | ||
2221b5cd PW |
3062 | if (!ois) |
3063 | return 0; | |
3064 | ||
f7f7a29b RN |
3065 | if (ois[0] == NULL) /* Empty list */ |
3066 | return 0; | |
3067 | ||
2221b5cd PW |
3068 | i = 0; |
3069 | do { | |
3070 | r = _register_link(ois[i]); | |
3071 | WARN(r && r != -EEXIST, | |
3072 | "omap_hwmod: _register_link(%s -> %s) returned %d\n", | |
3073 | ois[i]->master->name, ois[i]->slave->name, r); | |
3074 | } while (ois[++i]); | |
3075 | ||
3076 | return 0; | |
3077 | } | |
3078 | ||
381d033a PW |
3079 | /** |
3080 | * _ensure_mpu_hwmod_is_setup - ensure the MPU SS hwmod is init'ed and set up | |
3081 | * @oh: pointer to the hwmod currently being set up (usually not the MPU) | |
3082 | * | |
3083 | * If the hwmod data corresponding to the MPU subsystem IP block | |
3084 | * hasn't been initialized and set up yet, do so now. This must be | |
3085 | * done first since sleep dependencies may be added from other hwmods | |
3086 | * to the MPU. Intended to be called only by omap_hwmod_setup*(). No | |
3087 | * return value. | |
63c85238 | 3088 | */ |
381d033a | 3089 | static void __init _ensure_mpu_hwmod_is_setup(struct omap_hwmod *oh) |
e7c7d760 | 3090 | { |
381d033a PW |
3091 | if (!mpu_oh || mpu_oh->_state == _HWMOD_STATE_UNKNOWN) |
3092 | pr_err("omap_hwmod: %s: MPU initiator hwmod %s not yet registered\n", | |
3093 | __func__, MPU_INITIATOR_NAME); | |
3094 | else if (mpu_oh->_state == _HWMOD_STATE_REGISTERED && oh != mpu_oh) | |
3095 | omap_hwmod_setup_one(MPU_INITIATOR_NAME); | |
e7c7d760 TL |
3096 | } |
3097 | ||
63c85238 | 3098 | /** |
a2debdbd PW |
3099 | * omap_hwmod_setup_one - set up a single hwmod |
3100 | * @oh_name: const char * name of the already-registered hwmod to set up | |
3101 | * | |
381d033a PW |
3102 | * Initialize and set up a single hwmod. Intended to be used for a |
3103 | * small number of early devices, such as the timer IP blocks used for | |
3104 | * the scheduler clock. Must be called after omap2_clk_init(). | |
3105 | * Resolves the struct clk names to struct clk pointers for each | |
3106 | * registered omap_hwmod. Also calls _setup() on each hwmod. Returns | |
3107 | * -EINVAL upon error or 0 upon success. | |
a2debdbd PW |
3108 | */ |
3109 | int __init omap_hwmod_setup_one(const char *oh_name) | |
63c85238 PW |
3110 | { |
3111 | struct omap_hwmod *oh; | |
63c85238 | 3112 | |
a2debdbd PW |
3113 | pr_debug("omap_hwmod: %s: %s\n", oh_name, __func__); |
3114 | ||
a2debdbd PW |
3115 | oh = _lookup(oh_name); |
3116 | if (!oh) { | |
3117 | WARN(1, "omap_hwmod: %s: hwmod not yet registered\n", oh_name); | |
3118 | return -EINVAL; | |
3119 | } | |
63c85238 | 3120 | |
381d033a | 3121 | _ensure_mpu_hwmod_is_setup(oh); |
63c85238 | 3122 | |
381d033a | 3123 | _init(oh, NULL); |
a2debdbd PW |
3124 | _setup(oh, NULL); |
3125 | ||
63c85238 PW |
3126 | return 0; |
3127 | } | |
3128 | ||
a8844306 TL |
3129 | static void omap_hwmod_check_one(struct device *dev, |
3130 | const char *name, s8 v1, u8 v2) | |
3131 | { | |
3132 | if (v1 < 0) | |
3133 | return; | |
3134 | ||
3135 | if (v1 != v2) | |
3136 | dev_warn(dev, "%s %d != %d\n", name, v1, v2); | |
3137 | } | |
3138 | ||
3139 | /** | |
3140 | * omap_hwmod_check_sysc - check sysc against platform sysc | |
3141 | * @dev: struct device | |
3142 | * @data: module data | |
3143 | * @sysc_fields: new sysc configuration | |
3144 | */ | |
3145 | static int omap_hwmod_check_sysc(struct device *dev, | |
3146 | const struct ti_sysc_module_data *data, | |
3147 | struct sysc_regbits *sysc_fields) | |
3148 | { | |
3149 | const struct sysc_regbits *regbits = data->cap->regbits; | |
3150 | ||
3151 | omap_hwmod_check_one(dev, "dmadisable_shift", | |
3152 | regbits->dmadisable_shift, | |
3153 | sysc_fields->dmadisable_shift); | |
3154 | omap_hwmod_check_one(dev, "midle_shift", | |
3155 | regbits->midle_shift, | |
3156 | sysc_fields->midle_shift); | |
3157 | omap_hwmod_check_one(dev, "sidle_shift", | |
3158 | regbits->sidle_shift, | |
3159 | sysc_fields->sidle_shift); | |
3160 | omap_hwmod_check_one(dev, "clkact_shift", | |
3161 | regbits->clkact_shift, | |
3162 | sysc_fields->clkact_shift); | |
3163 | omap_hwmod_check_one(dev, "enwkup_shift", | |
3164 | regbits->enwkup_shift, | |
3165 | sysc_fields->enwkup_shift); | |
3166 | omap_hwmod_check_one(dev, "srst_shift", | |
3167 | regbits->srst_shift, | |
3168 | sysc_fields->srst_shift); | |
3169 | omap_hwmod_check_one(dev, "autoidle_shift", | |
3170 | regbits->autoidle_shift, | |
3171 | sysc_fields->autoidle_shift); | |
3172 | ||
3173 | return 0; | |
3174 | } | |
3175 | ||
8c879705 TL |
3176 | /** |
3177 | * omap_hwmod_init_regbits - init sysconfig specific register bits | |
3178 | * @dev: struct device | |
3179 | * @data: module data | |
3180 | * @sysc_fields: new sysc configuration | |
3181 | */ | |
3182 | static int omap_hwmod_init_regbits(struct device *dev, | |
3183 | const struct ti_sysc_module_data *data, | |
3184 | struct sysc_regbits **sysc_fields) | |
3185 | { | |
3186 | *sysc_fields = NULL; | |
3187 | ||
3188 | switch (data->cap->type) { | |
3189 | case TI_SYSC_OMAP2: | |
3190 | case TI_SYSC_OMAP2_TIMER: | |
3191 | *sysc_fields = &omap_hwmod_sysc_type1; | |
3192 | break; | |
3193 | case TI_SYSC_OMAP3_SHAM: | |
3194 | *sysc_fields = &omap3_sham_sysc_fields; | |
3195 | break; | |
3196 | case TI_SYSC_OMAP3_AES: | |
3197 | *sysc_fields = &omap3xxx_aes_sysc_fields; | |
3198 | break; | |
3199 | case TI_SYSC_OMAP4: | |
3200 | case TI_SYSC_OMAP4_TIMER: | |
3201 | *sysc_fields = &omap_hwmod_sysc_type2; | |
3202 | break; | |
3203 | case TI_SYSC_OMAP4_SIMPLE: | |
3204 | *sysc_fields = &omap_hwmod_sysc_type3; | |
3205 | break; | |
3206 | case TI_SYSC_OMAP34XX_SR: | |
3207 | *sysc_fields = &omap34xx_sr_sysc_fields; | |
3208 | break; | |
3209 | case TI_SYSC_OMAP36XX_SR: | |
3210 | *sysc_fields = &omap36xx_sr_sysc_fields; | |
3211 | break; | |
3212 | case TI_SYSC_OMAP4_SR: | |
3213 | *sysc_fields = &omap36xx_sr_sysc_fields; | |
3214 | break; | |
3215 | case TI_SYSC_OMAP4_MCASP: | |
3216 | *sysc_fields = &omap_hwmod_sysc_type_mcasp; | |
3217 | break; | |
3218 | case TI_SYSC_OMAP4_USB_HOST_FS: | |
3219 | *sysc_fields = &omap_hwmod_sysc_type_usb_host_fs; | |
3220 | break; | |
3221 | default: | |
3222 | return -EINVAL; | |
3223 | } | |
3224 | ||
a8844306 | 3225 | return omap_hwmod_check_sysc(dev, data, *sysc_fields); |
8c879705 TL |
3226 | } |
3227 | ||
3228 | /** | |
3229 | * omap_hwmod_init_reg_offs - initialize sysconfig register offsets | |
3230 | * @dev: struct device | |
3231 | * @data: module data | |
3232 | * @rev_offs: revision register offset | |
3233 | * @sysc_offs: sysc register offset | |
3234 | * @syss_offs: syss register offset | |
3235 | */ | |
3236 | int omap_hwmod_init_reg_offs(struct device *dev, | |
3237 | const struct ti_sysc_module_data *data, | |
103fd8e7 | 3238 | s32 *rev_offs, s32 *sysc_offs, s32 *syss_offs) |
8c879705 | 3239 | { |
103fd8e7 | 3240 | *rev_offs = -ENODEV; |
8c879705 TL |
3241 | *sysc_offs = 0; |
3242 | *syss_offs = 0; | |
3243 | ||
103fd8e7 | 3244 | if (data->offsets[SYSC_REVISION] >= 0) |
8c879705 TL |
3245 | *rev_offs = data->offsets[SYSC_REVISION]; |
3246 | ||
103fd8e7 | 3247 | if (data->offsets[SYSC_SYSCONFIG] >= 0) |
8c879705 TL |
3248 | *sysc_offs = data->offsets[SYSC_SYSCONFIG]; |
3249 | ||
103fd8e7 | 3250 | if (data->offsets[SYSC_SYSSTATUS] >= 0) |
8c879705 TL |
3251 | *syss_offs = data->offsets[SYSC_SYSSTATUS]; |
3252 | ||
3253 | return 0; | |
3254 | } | |
3255 | ||
3256 | /** | |
3257 | * omap_hwmod_init_sysc_flags - initialize sysconfig features | |
3258 | * @dev: struct device | |
3259 | * @data: module data | |
3260 | * @sysc_flags: module configuration | |
3261 | */ | |
3262 | int omap_hwmod_init_sysc_flags(struct device *dev, | |
3263 | const struct ti_sysc_module_data *data, | |
3264 | u32 *sysc_flags) | |
3265 | { | |
3266 | *sysc_flags = 0; | |
3267 | ||
3268 | switch (data->cap->type) { | |
3269 | case TI_SYSC_OMAP2: | |
3270 | case TI_SYSC_OMAP2_TIMER: | |
3271 | /* See SYSC_OMAP2_* in include/dt-bindings/bus/ti-sysc.h */ | |
3272 | if (data->cfg->sysc_val & SYSC_OMAP2_CLOCKACTIVITY) | |
3273 | *sysc_flags |= SYSC_HAS_CLOCKACTIVITY; | |
3274 | if (data->cfg->sysc_val & SYSC_OMAP2_EMUFREE) | |
3275 | *sysc_flags |= SYSC_HAS_EMUFREE; | |
3276 | if (data->cfg->sysc_val & SYSC_OMAP2_ENAWAKEUP) | |
3277 | *sysc_flags |= SYSC_HAS_ENAWAKEUP; | |
3278 | if (data->cfg->sysc_val & SYSC_OMAP2_SOFTRESET) | |
3279 | *sysc_flags |= SYSC_HAS_SOFTRESET; | |
3280 | if (data->cfg->sysc_val & SYSC_OMAP2_AUTOIDLE) | |
3281 | *sysc_flags |= SYSC_HAS_AUTOIDLE; | |
3282 | break; | |
3283 | case TI_SYSC_OMAP4: | |
3284 | case TI_SYSC_OMAP4_TIMER: | |
3285 | /* See SYSC_OMAP4_* in include/dt-bindings/bus/ti-sysc.h */ | |
3286 | if (data->cfg->sysc_val & SYSC_OMAP4_DMADISABLE) | |
3287 | *sysc_flags |= SYSC_HAS_DMADISABLE; | |
3288 | if (data->cfg->sysc_val & SYSC_OMAP4_FREEEMU) | |
3289 | *sysc_flags |= SYSC_HAS_EMUFREE; | |
3290 | if (data->cfg->sysc_val & SYSC_OMAP4_SOFTRESET) | |
3291 | *sysc_flags |= SYSC_HAS_SOFTRESET; | |
3292 | break; | |
3293 | case TI_SYSC_OMAP34XX_SR: | |
3294 | case TI_SYSC_OMAP36XX_SR: | |
3295 | /* See SYSC_OMAP3_SR_* in include/dt-bindings/bus/ti-sysc.h */ | |
3296 | if (data->cfg->sysc_val & SYSC_OMAP3_SR_ENAWAKEUP) | |
3297 | *sysc_flags |= SYSC_HAS_ENAWAKEUP; | |
3298 | break; | |
3299 | default: | |
3300 | if (data->cap->regbits->emufree_shift >= 0) | |
3301 | *sysc_flags |= SYSC_HAS_EMUFREE; | |
3302 | if (data->cap->regbits->enwkup_shift >= 0) | |
3303 | *sysc_flags |= SYSC_HAS_ENAWAKEUP; | |
3304 | if (data->cap->regbits->srst_shift >= 0) | |
3305 | *sysc_flags |= SYSC_HAS_SOFTRESET; | |
3306 | if (data->cap->regbits->autoidle_shift >= 0) | |
3307 | *sysc_flags |= SYSC_HAS_AUTOIDLE; | |
3308 | break; | |
3309 | } | |
3310 | ||
3311 | if (data->cap->regbits->midle_shift >= 0 && | |
3312 | data->cfg->midlemodes) | |
3313 | *sysc_flags |= SYSC_HAS_MIDLEMODE; | |
3314 | ||
3315 | if (data->cap->regbits->sidle_shift >= 0 && | |
3316 | data->cfg->sidlemodes) | |
3317 | *sysc_flags |= SYSC_HAS_SIDLEMODE; | |
3318 | ||
3319 | if (data->cfg->quirks & SYSC_QUIRK_UNCACHED) | |
3320 | *sysc_flags |= SYSC_NO_CACHE; | |
3321 | if (data->cfg->quirks & SYSC_QUIRK_RESET_STATUS) | |
3322 | *sysc_flags |= SYSC_HAS_RESET_STATUS; | |
3323 | ||
3324 | if (data->cfg->syss_mask & 1) | |
3325 | *sysc_flags |= SYSS_HAS_RESET_STATUS; | |
3326 | ||
3327 | return 0; | |
3328 | } | |
3329 | ||
3330 | /** | |
3331 | * omap_hwmod_init_idlemodes - initialize module idle modes | |
3332 | * @dev: struct device | |
3333 | * @data: module data | |
3334 | * @idlemodes: module supported idle modes | |
3335 | */ | |
3336 | int omap_hwmod_init_idlemodes(struct device *dev, | |
3337 | const struct ti_sysc_module_data *data, | |
3338 | u32 *idlemodes) | |
3339 | { | |
3340 | *idlemodes = 0; | |
3341 | ||
3342 | if (data->cfg->midlemodes & BIT(SYSC_IDLE_FORCE)) | |
3343 | *idlemodes |= MSTANDBY_FORCE; | |
3344 | if (data->cfg->midlemodes & BIT(SYSC_IDLE_NO)) | |
3345 | *idlemodes |= MSTANDBY_NO; | |
3346 | if (data->cfg->midlemodes & BIT(SYSC_IDLE_SMART)) | |
3347 | *idlemodes |= MSTANDBY_SMART; | |
3348 | if (data->cfg->midlemodes & BIT(SYSC_IDLE_SMART_WKUP)) | |
3349 | *idlemodes |= MSTANDBY_SMART_WKUP; | |
3350 | ||
3351 | if (data->cfg->sidlemodes & BIT(SYSC_IDLE_FORCE)) | |
3352 | *idlemodes |= SIDLE_FORCE; | |
3353 | if (data->cfg->sidlemodes & BIT(SYSC_IDLE_NO)) | |
3354 | *idlemodes |= SIDLE_NO; | |
3355 | if (data->cfg->sidlemodes & BIT(SYSC_IDLE_SMART)) | |
3356 | *idlemodes |= SIDLE_SMART; | |
3357 | if (data->cfg->sidlemodes & BIT(SYSC_IDLE_SMART_WKUP)) | |
3358 | *idlemodes |= SIDLE_SMART_WKUP; | |
3359 | ||
3360 | return 0; | |
3361 | } | |
3362 | ||
a8844306 TL |
3363 | /** |
3364 | * omap_hwmod_check_module - check new module against platform data | |
3365 | * @dev: struct device | |
3366 | * @oh: module | |
3367 | * @data: new module data | |
3368 | * @sysc_fields: sysc register bits | |
3369 | * @rev_offs: revision register offset | |
3370 | * @sysc_offs: sysconfig register offset | |
3371 | * @syss_offs: sysstatus register offset | |
3372 | * @sysc_flags: sysc specific flags | |
3373 | * @idlemodes: sysc supported idlemodes | |
3374 | */ | |
3375 | static int omap_hwmod_check_module(struct device *dev, | |
3376 | struct omap_hwmod *oh, | |
3377 | const struct ti_sysc_module_data *data, | |
3378 | struct sysc_regbits *sysc_fields, | |
103fd8e7 TL |
3379 | s32 rev_offs, s32 sysc_offs, |
3380 | s32 syss_offs, u32 sysc_flags, | |
a8844306 TL |
3381 | u32 idlemodes) |
3382 | { | |
3383 | if (!oh->class->sysc) | |
3384 | return -ENODEV; | |
3385 | ||
3386 | if (sysc_fields != oh->class->sysc->sysc_fields) | |
3387 | dev_warn(dev, "sysc_fields %p != %p\n", sysc_fields, | |
3388 | oh->class->sysc->sysc_fields); | |
3389 | ||
3390 | if (rev_offs != oh->class->sysc->rev_offs) | |
3391 | dev_warn(dev, "rev_offs %08x != %08x\n", rev_offs, | |
3392 | oh->class->sysc->rev_offs); | |
3393 | if (sysc_offs != oh->class->sysc->sysc_offs) | |
3394 | dev_warn(dev, "sysc_offs %08x != %08x\n", sysc_offs, | |
3395 | oh->class->sysc->sysc_offs); | |
3396 | if (syss_offs != oh->class->sysc->syss_offs) | |
3397 | dev_warn(dev, "syss_offs %08x != %08x\n", syss_offs, | |
3398 | oh->class->sysc->syss_offs); | |
3399 | ||
3400 | if (sysc_flags != oh->class->sysc->sysc_flags) | |
3401 | dev_warn(dev, "sysc_flags %08x != %08x\n", sysc_flags, | |
3402 | oh->class->sysc->sysc_flags); | |
3403 | ||
3404 | if (idlemodes != oh->class->sysc->idlemodes) | |
3405 | dev_warn(dev, "idlemodes %08x != %08x\n", idlemodes, | |
3406 | oh->class->sysc->idlemodes); | |
3407 | ||
3408 | if (data->cfg->srst_udelay != oh->class->sysc->srst_udelay) | |
3409 | dev_warn(dev, "srst_udelay %i != %i\n", | |
3410 | data->cfg->srst_udelay, | |
3411 | oh->class->sysc->srst_udelay); | |
3412 | ||
3413 | return 0; | |
3414 | } | |
3415 | ||
8c879705 TL |
3416 | /** |
3417 | * omap_hwmod_allocate_module - allocate new module | |
3418 | * @dev: struct device | |
3419 | * @oh: module | |
3420 | * @sysc_fields: sysc register bits | |
3421 | * @rev_offs: revision register offset | |
3422 | * @sysc_offs: sysconfig register offset | |
3423 | * @syss_offs: sysstatus register offset | |
3424 | * @sysc_flags: sysc specific flags | |
3425 | * @idlemodes: sysc supported idlemodes | |
3426 | * | |
3427 | * Note that the allocations here cannot use devm as ti-sysc can rebind. | |
3428 | */ | |
3429 | int omap_hwmod_allocate_module(struct device *dev, struct omap_hwmod *oh, | |
3430 | const struct ti_sysc_module_data *data, | |
3431 | struct sysc_regbits *sysc_fields, | |
103fd8e7 | 3432 | s32 rev_offs, s32 sysc_offs, s32 syss_offs, |
8c879705 TL |
3433 | u32 sysc_flags, u32 idlemodes) |
3434 | { | |
3435 | struct omap_hwmod_class_sysconfig *sysc; | |
3436 | struct omap_hwmod_class *class; | |
3437 | void __iomem *regs = NULL; | |
3438 | unsigned long flags; | |
3439 | ||
3440 | sysc = kzalloc(sizeof(*sysc), GFP_KERNEL); | |
3441 | if (!sysc) | |
3442 | return -ENOMEM; | |
3443 | ||
3444 | sysc->sysc_fields = sysc_fields; | |
3445 | sysc->rev_offs = rev_offs; | |
3446 | sysc->sysc_offs = sysc_offs; | |
3447 | sysc->syss_offs = syss_offs; | |
3448 | sysc->sysc_flags = sysc_flags; | |
3449 | sysc->idlemodes = idlemodes; | |
3450 | sysc->srst_udelay = data->cfg->srst_udelay; | |
3451 | ||
3452 | if (!oh->_mpu_rt_va) { | |
3453 | regs = ioremap(data->module_pa, | |
3454 | data->module_size); | |
3455 | if (!regs) | |
3456 | return -ENOMEM; | |
3457 | } | |
3458 | ||
3459 | /* | |
3460 | * We need new oh->class as the other devices in the same class | |
3461 | * may not yet have ioremapped their registers. | |
3462 | */ | |
3463 | class = kmemdup(oh->class, sizeof(*oh->class), GFP_KERNEL); | |
3464 | if (!class) | |
3465 | return -ENOMEM; | |
3466 | ||
3467 | class->sysc = sysc; | |
3468 | ||
3469 | spin_lock_irqsave(&oh->_lock, flags); | |
3470 | if (regs) | |
3471 | oh->_mpu_rt_va = regs; | |
3472 | oh->class = class; | |
3473 | oh->_state = _HWMOD_STATE_INITIALIZED; | |
3474 | _setup(oh, NULL); | |
3475 | spin_unlock_irqrestore(&oh->_lock, flags); | |
3476 | ||
3477 | return 0; | |
3478 | } | |
3479 | ||
3480 | /** | |
3481 | * omap_hwmod_init_module - initialize new module | |
3482 | * @dev: struct device | |
3483 | * @data: module data | |
3484 | * @cookie: cookie for the caller to use for later calls | |
3485 | */ | |
3486 | int omap_hwmod_init_module(struct device *dev, | |
3487 | const struct ti_sysc_module_data *data, | |
3488 | struct ti_sysc_cookie *cookie) | |
3489 | { | |
3490 | struct omap_hwmod *oh; | |
3491 | struct sysc_regbits *sysc_fields; | |
103fd8e7 TL |
3492 | s32 rev_offs, sysc_offs, syss_offs; |
3493 | u32 sysc_flags, idlemodes; | |
8c879705 TL |
3494 | int error; |
3495 | ||
3496 | if (!dev || !data) | |
3497 | return -EINVAL; | |
3498 | ||
3499 | oh = _lookup(data->name); | |
3500 | if (!oh) | |
3501 | return -ENODEV; | |
3502 | ||
3503 | cookie->data = oh; | |
3504 | ||
3505 | error = omap_hwmod_init_regbits(dev, data, &sysc_fields); | |
3506 | if (error) | |
3507 | return error; | |
3508 | ||
3509 | error = omap_hwmod_init_reg_offs(dev, data, &rev_offs, | |
3510 | &sysc_offs, &syss_offs); | |
3511 | if (error) | |
3512 | return error; | |
3513 | ||
3514 | error = omap_hwmod_init_sysc_flags(dev, data, &sysc_flags); | |
3515 | if (error) | |
3516 | return error; | |
3517 | ||
3518 | error = omap_hwmod_init_idlemodes(dev, data, &idlemodes); | |
3519 | if (error) | |
3520 | return error; | |
3521 | ||
3522 | if (data->cfg->quirks & SYSC_QUIRK_NO_IDLE_ON_INIT) | |
3523 | oh->flags |= HWMOD_INIT_NO_IDLE; | |
3524 | if (data->cfg->quirks & SYSC_QUIRK_NO_RESET_ON_INIT) | |
3525 | oh->flags |= HWMOD_INIT_NO_RESET; | |
3526 | ||
a8844306 TL |
3527 | error = omap_hwmod_check_module(dev, oh, data, sysc_fields, |
3528 | rev_offs, sysc_offs, syss_offs, | |
3529 | sysc_flags, idlemodes); | |
3530 | if (!error) | |
3531 | return error; | |
8c879705 TL |
3532 | |
3533 | return omap_hwmod_allocate_module(dev, oh, data, sysc_fields, | |
3534 | rev_offs, sysc_offs, syss_offs, | |
3535 | sysc_flags, idlemodes); | |
3536 | } | |
3537 | ||
8dd6666f LV |
3538 | /** |
3539 | * omap_hwmod_setup_earlycon_flags - set up flags for early console | |
3540 | * | |
3541 | * Enable DEBUG_OMAPUART_FLAGS for uart hwmod that is being used as | |
3542 | * early concole so that hwmod core doesn't reset and keep it in idle | |
3543 | * that specific uart. | |
3544 | */ | |
3545 | #ifdef CONFIG_SERIAL_EARLYCON | |
3546 | static void __init omap_hwmod_setup_earlycon_flags(void) | |
3547 | { | |
3548 | struct device_node *np; | |
3549 | struct omap_hwmod *oh; | |
3550 | const char *uart; | |
3551 | ||
3552 | np = of_find_node_by_path("/chosen"); | |
3553 | if (np) { | |
3554 | uart = of_get_property(np, "stdout-path", NULL); | |
3555 | if (uart) { | |
3556 | np = of_find_node_by_path(uart); | |
3557 | if (np) { | |
3558 | uart = of_get_property(np, "ti,hwmods", NULL); | |
3559 | oh = omap_hwmod_lookup(uart); | |
15618256 TL |
3560 | if (!oh) { |
3561 | uart = of_get_property(np->parent, | |
3562 | "ti,hwmods", | |
3563 | NULL); | |
3564 | oh = omap_hwmod_lookup(uart); | |
3565 | } | |
8dd6666f LV |
3566 | if (oh) |
3567 | oh->flags |= DEBUG_OMAPUART_FLAGS; | |
3568 | } | |
3569 | } | |
3570 | } | |
3571 | } | |
3572 | #endif | |
3573 | ||
63c85238 | 3574 | /** |
381d033a | 3575 | * omap_hwmod_setup_all - set up all registered IP blocks |
63c85238 | 3576 | * |
381d033a PW |
3577 | * Initialize and set up all IP blocks registered with the hwmod code. |
3578 | * Must be called after omap2_clk_init(). Resolves the struct clk | |
3579 | * names to struct clk pointers for each registered omap_hwmod. Also | |
3580 | * calls _setup() on each hwmod. Returns 0 upon success. | |
63c85238 | 3581 | */ |
550c8092 | 3582 | static int __init omap_hwmod_setup_all(void) |
63c85238 | 3583 | { |
381d033a | 3584 | _ensure_mpu_hwmod_is_setup(NULL); |
63c85238 | 3585 | |
381d033a | 3586 | omap_hwmod_for_each(_init, NULL); |
8dd6666f LV |
3587 | #ifdef CONFIG_SERIAL_EARLYCON |
3588 | omap_hwmod_setup_earlycon_flags(); | |
3589 | #endif | |
2092e5cc | 3590 | omap_hwmod_for_each(_setup, NULL); |
63c85238 PW |
3591 | |
3592 | return 0; | |
3593 | } | |
8dd5ea72 | 3594 | omap_postcore_initcall(omap_hwmod_setup_all); |
63c85238 | 3595 | |
63c85238 PW |
3596 | /** |
3597 | * omap_hwmod_enable - enable an omap_hwmod | |
3598 | * @oh: struct omap_hwmod * | |
3599 | * | |
74ff3a68 | 3600 | * Enable an omap_hwmod @oh. Intended to be called by omap_device_enable(). |
63c85238 PW |
3601 | * Returns -EINVAL on error or passes along the return value from _enable(). |
3602 | */ | |
3603 | int omap_hwmod_enable(struct omap_hwmod *oh) | |
3604 | { | |
3605 | int r; | |
dc6d1cda | 3606 | unsigned long flags; |
63c85238 PW |
3607 | |
3608 | if (!oh) | |
3609 | return -EINVAL; | |
3610 | ||
dc6d1cda PW |
3611 | spin_lock_irqsave(&oh->_lock, flags); |
3612 | r = _enable(oh); | |
3613 | spin_unlock_irqrestore(&oh->_lock, flags); | |
63c85238 PW |
3614 | |
3615 | return r; | |
3616 | } | |
3617 | ||
3618 | /** | |
3619 | * omap_hwmod_idle - idle an omap_hwmod | |
3620 | * @oh: struct omap_hwmod * | |
3621 | * | |
74ff3a68 | 3622 | * Idle an omap_hwmod @oh. Intended to be called by omap_device_idle(). |
63c85238 PW |
3623 | * Returns -EINVAL on error or passes along the return value from _idle(). |
3624 | */ | |
3625 | int omap_hwmod_idle(struct omap_hwmod *oh) | |
3626 | { | |
6da23358 | 3627 | int r; |
dc6d1cda PW |
3628 | unsigned long flags; |
3629 | ||
63c85238 PW |
3630 | if (!oh) |
3631 | return -EINVAL; | |
3632 | ||
dc6d1cda | 3633 | spin_lock_irqsave(&oh->_lock, flags); |
6da23358 | 3634 | r = _idle(oh); |
dc6d1cda | 3635 | spin_unlock_irqrestore(&oh->_lock, flags); |
63c85238 | 3636 | |
6da23358 | 3637 | return r; |
63c85238 PW |
3638 | } |
3639 | ||
3640 | /** | |
3641 | * omap_hwmod_shutdown - shutdown an omap_hwmod | |
3642 | * @oh: struct omap_hwmod * | |
3643 | * | |
74ff3a68 | 3644 | * Shutdown an omap_hwmod @oh. Intended to be called by |
63c85238 PW |
3645 | * omap_device_shutdown(). Returns -EINVAL on error or passes along |
3646 | * the return value from _shutdown(). | |
3647 | */ | |
3648 | int omap_hwmod_shutdown(struct omap_hwmod *oh) | |
3649 | { | |
6da23358 | 3650 | int r; |
dc6d1cda PW |
3651 | unsigned long flags; |
3652 | ||
63c85238 PW |
3653 | if (!oh) |
3654 | return -EINVAL; | |
3655 | ||
dc6d1cda | 3656 | spin_lock_irqsave(&oh->_lock, flags); |
6da23358 | 3657 | r = _shutdown(oh); |
dc6d1cda | 3658 | spin_unlock_irqrestore(&oh->_lock, flags); |
63c85238 | 3659 | |
6da23358 | 3660 | return r; |
63c85238 PW |
3661 | } |
3662 | ||
5e8370f1 PW |
3663 | /* |
3664 | * IP block data retrieval functions | |
3665 | */ | |
3666 | ||
63c85238 PW |
3667 | /** |
3668 | * omap_hwmod_get_pwrdm - return pointer to this module's main powerdomain | |
3669 | * @oh: struct omap_hwmod * | |
3670 | * | |
3671 | * Return the powerdomain pointer associated with the OMAP module | |
3672 | * @oh's main clock. If @oh does not have a main clk, return the | |
3673 | * powerdomain associated with the interface clock associated with the | |
3674 | * module's MPU port. (XXX Perhaps this should use the SDMA port | |
3675 | * instead?) Returns NULL on error, or a struct powerdomain * on | |
3676 | * success. | |
3677 | */ | |
3678 | struct powerdomain *omap_hwmod_get_pwrdm(struct omap_hwmod *oh) | |
3679 | { | |
3680 | struct clk *c; | |
2d6141ba | 3681 | struct omap_hwmod_ocp_if *oi; |
f5dd3bb5 | 3682 | struct clockdomain *clkdm; |
f5dd3bb5 | 3683 | struct clk_hw_omap *clk; |
63c85238 PW |
3684 | |
3685 | if (!oh) | |
3686 | return NULL; | |
3687 | ||
f5dd3bb5 RN |
3688 | if (oh->clkdm) |
3689 | return oh->clkdm->pwrdm.ptr; | |
3690 | ||
63c85238 PW |
3691 | if (oh->_clk) { |
3692 | c = oh->_clk; | |
3693 | } else { | |
2d6141ba PW |
3694 | oi = _find_mpu_rt_port(oh); |
3695 | if (!oi) | |
63c85238 | 3696 | return NULL; |
2d6141ba | 3697 | c = oi->_clk; |
63c85238 PW |
3698 | } |
3699 | ||
f5dd3bb5 RN |
3700 | clk = to_clk_hw_omap(__clk_get_hw(c)); |
3701 | clkdm = clk->clkdm; | |
f5dd3bb5 | 3702 | if (!clkdm) |
d5647c18 TG |
3703 | return NULL; |
3704 | ||
f5dd3bb5 | 3705 | return clkdm->pwrdm.ptr; |
63c85238 PW |
3706 | } |
3707 | ||
db2a60bf PW |
3708 | /** |
3709 | * omap_hwmod_get_mpu_rt_va - return the module's base address (for the MPU) | |
3710 | * @oh: struct omap_hwmod * | |
3711 | * | |
3712 | * Returns the virtual address corresponding to the beginning of the | |
3713 | * module's register target, in the address range that is intended to | |
3714 | * be used by the MPU. Returns the virtual address upon success or NULL | |
3715 | * upon error. | |
3716 | */ | |
3717 | void __iomem *omap_hwmod_get_mpu_rt_va(struct omap_hwmod *oh) | |
3718 | { | |
3719 | if (!oh) | |
3720 | return NULL; | |
3721 | ||
3722 | if (oh->_int_flags & _HWMOD_NO_MPU_PORT) | |
3723 | return NULL; | |
3724 | ||
3725 | if (oh->_state == _HWMOD_STATE_UNKNOWN) | |
3726 | return NULL; | |
3727 | ||
3728 | return oh->_mpu_rt_va; | |
3729 | } | |
3730 | ||
63c85238 PW |
3731 | /* |
3732 | * XXX what about functions for drivers to save/restore ocp_sysconfig | |
3733 | * for context save/restore operations? | |
3734 | */ | |
3735 | ||
63c85238 PW |
3736 | /** |
3737 | * omap_hwmod_enable_wakeup - allow device to wake up the system | |
3738 | * @oh: struct omap_hwmod * | |
3739 | * | |
3740 | * Sets the module OCP socket ENAWAKEUP bit to allow the module to | |
2a1cc144 G |
3741 | * send wakeups to the PRCM, and enable I/O ring wakeup events for |
3742 | * this IP block if it has dynamic mux entries. Eventually this | |
3743 | * should set PRCM wakeup registers to cause the PRCM to receive | |
3744 | * wakeup events from the module. Does not set any wakeup routing | |
3745 | * registers beyond this point - if the module is to wake up any other | |
3746 | * module or subsystem, that must be set separately. Called by | |
3747 | * omap_device code. Returns -EINVAL on error or 0 upon success. | |
63c85238 PW |
3748 | */ |
3749 | int omap_hwmod_enable_wakeup(struct omap_hwmod *oh) | |
3750 | { | |
dc6d1cda | 3751 | unsigned long flags; |
5a7ddcbd | 3752 | u32 v; |
dc6d1cda | 3753 | |
dc6d1cda | 3754 | spin_lock_irqsave(&oh->_lock, flags); |
2a1cc144 G |
3755 | |
3756 | if (oh->class->sysc && | |
3757 | (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)) { | |
3758 | v = oh->_sysc_cache; | |
3759 | _enable_wakeup(oh, &v); | |
3760 | _write_sysconfig(v, oh); | |
3761 | } | |
3762 | ||
dc6d1cda | 3763 | spin_unlock_irqrestore(&oh->_lock, flags); |
63c85238 PW |
3764 | |
3765 | return 0; | |
3766 | } | |
3767 | ||
3768 | /** | |
3769 | * omap_hwmod_disable_wakeup - prevent device from waking the system | |
3770 | * @oh: struct omap_hwmod * | |
3771 | * | |
3772 | * Clears the module OCP socket ENAWAKEUP bit to prevent the module | |
2a1cc144 G |
3773 | * from sending wakeups to the PRCM, and disable I/O ring wakeup |
3774 | * events for this IP block if it has dynamic mux entries. Eventually | |
3775 | * this should clear PRCM wakeup registers to cause the PRCM to ignore | |
3776 | * wakeup events from the module. Does not set any wakeup routing | |
3777 | * registers beyond this point - if the module is to wake up any other | |
3778 | * module or subsystem, that must be set separately. Called by | |
3779 | * omap_device code. Returns -EINVAL on error or 0 upon success. | |
63c85238 PW |
3780 | */ |
3781 | int omap_hwmod_disable_wakeup(struct omap_hwmod *oh) | |
3782 | { | |
dc6d1cda | 3783 | unsigned long flags; |
5a7ddcbd | 3784 | u32 v; |
dc6d1cda | 3785 | |
dc6d1cda | 3786 | spin_lock_irqsave(&oh->_lock, flags); |
2a1cc144 G |
3787 | |
3788 | if (oh->class->sysc && | |
3789 | (oh->class->sysc->sysc_flags & SYSC_HAS_ENAWAKEUP)) { | |
3790 | v = oh->_sysc_cache; | |
3791 | _disable_wakeup(oh, &v); | |
3792 | _write_sysconfig(v, oh); | |
3793 | } | |
3794 | ||
dc6d1cda | 3795 | spin_unlock_irqrestore(&oh->_lock, flags); |
63c85238 PW |
3796 | |
3797 | return 0; | |
3798 | } | |
43b40992 | 3799 | |
aee48e3c PW |
3800 | /** |
3801 | * omap_hwmod_assert_hardreset - assert the HW reset line of submodules | |
3802 | * contained in the hwmod module. | |
3803 | * @oh: struct omap_hwmod * | |
3804 | * @name: name of the reset line to lookup and assert | |
3805 | * | |
3806 | * Some IP like dsp, ipu or iva contain processor that require | |
3807 | * an HW reset line to be assert / deassert in order to enable fully | |
3808 | * the IP. Returns -EINVAL if @oh is null or if the operation is not | |
3809 | * yet supported on this OMAP; otherwise, passes along the return value | |
3810 | * from _assert_hardreset(). | |
3811 | */ | |
3812 | int omap_hwmod_assert_hardreset(struct omap_hwmod *oh, const char *name) | |
3813 | { | |
3814 | int ret; | |
dc6d1cda | 3815 | unsigned long flags; |
aee48e3c PW |
3816 | |
3817 | if (!oh) | |
3818 | return -EINVAL; | |
3819 | ||
dc6d1cda | 3820 | spin_lock_irqsave(&oh->_lock, flags); |
aee48e3c | 3821 | ret = _assert_hardreset(oh, name); |
dc6d1cda | 3822 | spin_unlock_irqrestore(&oh->_lock, flags); |
aee48e3c PW |
3823 | |
3824 | return ret; | |
3825 | } | |
3826 | ||
3827 | /** | |
3828 | * omap_hwmod_deassert_hardreset - deassert the HW reset line of submodules | |
3829 | * contained in the hwmod module. | |
3830 | * @oh: struct omap_hwmod * | |
3831 | * @name: name of the reset line to look up and deassert | |
3832 | * | |
3833 | * Some IP like dsp, ipu or iva contain processor that require | |
3834 | * an HW reset line to be assert / deassert in order to enable fully | |
3835 | * the IP. Returns -EINVAL if @oh is null or if the operation is not | |
3836 | * yet supported on this OMAP; otherwise, passes along the return value | |
3837 | * from _deassert_hardreset(). | |
3838 | */ | |
3839 | int omap_hwmod_deassert_hardreset(struct omap_hwmod *oh, const char *name) | |
3840 | { | |
3841 | int ret; | |
dc6d1cda | 3842 | unsigned long flags; |
aee48e3c PW |
3843 | |
3844 | if (!oh) | |
3845 | return -EINVAL; | |
3846 | ||
dc6d1cda | 3847 | spin_lock_irqsave(&oh->_lock, flags); |
aee48e3c | 3848 | ret = _deassert_hardreset(oh, name); |
dc6d1cda | 3849 | spin_unlock_irqrestore(&oh->_lock, flags); |
aee48e3c PW |
3850 | |
3851 | return ret; | |
3852 | } | |
3853 | ||
43b40992 PW |
3854 | /** |
3855 | * omap_hwmod_for_each_by_class - call @fn for each hwmod of class @classname | |
3856 | * @classname: struct omap_hwmod_class name to search for | |
3857 | * @fn: callback function pointer to call for each hwmod in class @classname | |
3858 | * @user: arbitrary context data to pass to the callback function | |
3859 | * | |
ce35b244 BC |
3860 | * For each omap_hwmod of class @classname, call @fn. |
3861 | * If the callback function returns something other than | |
43b40992 PW |
3862 | * zero, the iterator is terminated, and the callback function's return |
3863 | * value is passed back to the caller. Returns 0 upon success, -EINVAL | |
3864 | * if @classname or @fn are NULL, or passes back the error code from @fn. | |
3865 | */ | |
3866 | int omap_hwmod_for_each_by_class(const char *classname, | |
3867 | int (*fn)(struct omap_hwmod *oh, | |
3868 | void *user), | |
3869 | void *user) | |
3870 | { | |
3871 | struct omap_hwmod *temp_oh; | |
3872 | int ret = 0; | |
3873 | ||
3874 | if (!classname || !fn) | |
3875 | return -EINVAL; | |
3876 | ||
3877 | pr_debug("omap_hwmod: %s: looking for modules of class %s\n", | |
3878 | __func__, classname); | |
3879 | ||
43b40992 PW |
3880 | list_for_each_entry(temp_oh, &omap_hwmod_list, node) { |
3881 | if (!strcmp(temp_oh->class->name, classname)) { | |
3882 | pr_debug("omap_hwmod: %s: %s: calling callback fn\n", | |
3883 | __func__, temp_oh->name); | |
3884 | ret = (*fn)(temp_oh, user); | |
3885 | if (ret) | |
3886 | break; | |
3887 | } | |
3888 | } | |
3889 | ||
43b40992 PW |
3890 | if (ret) |
3891 | pr_debug("omap_hwmod: %s: iterator terminated early: %d\n", | |
3892 | __func__, ret); | |
3893 | ||
3894 | return ret; | |
3895 | } | |
3896 | ||
2092e5cc PW |
3897 | /** |
3898 | * omap_hwmod_set_postsetup_state - set the post-_setup() state for this hwmod | |
3899 | * @oh: struct omap_hwmod * | |
3900 | * @state: state that _setup() should leave the hwmod in | |
3901 | * | |
550c8092 | 3902 | * Sets the hwmod state that @oh will enter at the end of _setup() |
64813c3f PW |
3903 | * (called by omap_hwmod_setup_*()). See also the documentation |
3904 | * for _setup_postsetup(), above. Returns 0 upon success or | |
3905 | * -EINVAL if there is a problem with the arguments or if the hwmod is | |
3906 | * in the wrong state. | |
2092e5cc PW |
3907 | */ |
3908 | int omap_hwmod_set_postsetup_state(struct omap_hwmod *oh, u8 state) | |
3909 | { | |
3910 | int ret; | |
dc6d1cda | 3911 | unsigned long flags; |
2092e5cc PW |
3912 | |
3913 | if (!oh) | |
3914 | return -EINVAL; | |
3915 | ||
3916 | if (state != _HWMOD_STATE_DISABLED && | |
3917 | state != _HWMOD_STATE_ENABLED && | |
3918 | state != _HWMOD_STATE_IDLE) | |
3919 | return -EINVAL; | |
3920 | ||
dc6d1cda | 3921 | spin_lock_irqsave(&oh->_lock, flags); |
2092e5cc PW |
3922 | |
3923 | if (oh->_state != _HWMOD_STATE_REGISTERED) { | |
3924 | ret = -EINVAL; | |
3925 | goto ohsps_unlock; | |
3926 | } | |
3927 | ||
3928 | oh->_postsetup_state = state; | |
3929 | ret = 0; | |
3930 | ||
3931 | ohsps_unlock: | |
dc6d1cda | 3932 | spin_unlock_irqrestore(&oh->_lock, flags); |
2092e5cc PW |
3933 | |
3934 | return ret; | |
3935 | } | |
c80705aa KH |
3936 | |
3937 | /** | |
3938 | * omap_hwmod_get_context_loss_count - get lost context count | |
3939 | * @oh: struct omap_hwmod * | |
3940 | * | |
e6d3a8b0 RN |
3941 | * Returns the context loss count of associated @oh |
3942 | * upon success, or zero if no context loss data is available. | |
c80705aa | 3943 | * |
e6d3a8b0 RN |
3944 | * On OMAP4, this queries the per-hwmod context loss register, |
3945 | * assuming one exists. If not, or on OMAP2/3, this queries the | |
3946 | * enclosing powerdomain context loss count. | |
c80705aa | 3947 | */ |
fc013873 | 3948 | int omap_hwmod_get_context_loss_count(struct omap_hwmod *oh) |
c80705aa KH |
3949 | { |
3950 | struct powerdomain *pwrdm; | |
3951 | int ret = 0; | |
3952 | ||
e6d3a8b0 RN |
3953 | if (soc_ops.get_context_lost) |
3954 | return soc_ops.get_context_lost(oh); | |
3955 | ||
c80705aa KH |
3956 | pwrdm = omap_hwmod_get_pwrdm(oh); |
3957 | if (pwrdm) | |
3958 | ret = pwrdm_get_context_loss_count(pwrdm); | |
3959 | ||
3960 | return ret; | |
3961 | } | |
43b01643 | 3962 | |
9ebfd285 KH |
3963 | /** |
3964 | * omap_hwmod_init - initialize the hwmod code | |
3965 | * | |
3966 | * Sets up some function pointers needed by the hwmod code to operate on the | |
3967 | * currently-booted SoC. Intended to be called once during kernel init | |
3968 | * before any hwmods are registered. No return value. | |
3969 | */ | |
3970 | void __init omap_hwmod_init(void) | |
3971 | { | |
ff4ae5d9 | 3972 | if (cpu_is_omap24xx()) { |
9002e921 | 3973 | soc_ops.wait_target_ready = _omap2xxx_3xxx_wait_target_ready; |
ff4ae5d9 PW |
3974 | soc_ops.assert_hardreset = _omap2_assert_hardreset; |
3975 | soc_ops.deassert_hardreset = _omap2_deassert_hardreset; | |
3976 | soc_ops.is_hardreset_asserted = _omap2_is_hardreset_asserted; | |
3977 | } else if (cpu_is_omap34xx()) { | |
9002e921 | 3978 | soc_ops.wait_target_ready = _omap2xxx_3xxx_wait_target_ready; |
b8249cf2 KH |
3979 | soc_ops.assert_hardreset = _omap2_assert_hardreset; |
3980 | soc_ops.deassert_hardreset = _omap2_deassert_hardreset; | |
3981 | soc_ops.is_hardreset_asserted = _omap2_is_hardreset_asserted; | |
0385c582 | 3982 | soc_ops.init_clkdm = _init_clkdm; |
debcd1f8 | 3983 | } else if (cpu_is_omap44xx() || soc_is_omap54xx() || soc_is_dra7xx()) { |
9ebfd285 KH |
3984 | soc_ops.enable_module = _omap4_enable_module; |
3985 | soc_ops.disable_module = _omap4_disable_module; | |
8f6aa8ee | 3986 | soc_ops.wait_target_ready = _omap4_wait_target_ready; |
b8249cf2 KH |
3987 | soc_ops.assert_hardreset = _omap4_assert_hardreset; |
3988 | soc_ops.deassert_hardreset = _omap4_deassert_hardreset; | |
3989 | soc_ops.is_hardreset_asserted = _omap4_is_hardreset_asserted; | |
0a179eaa | 3990 | soc_ops.init_clkdm = _init_clkdm; |
e6d3a8b0 RN |
3991 | soc_ops.update_context_lost = _omap4_update_context_lost; |
3992 | soc_ops.get_context_lost = _omap4_get_context_lost; | |
9fabc1a2 | 3993 | soc_ops.disable_direct_prcm = _omap4_disable_direct_prcm; |
70f05be3 | 3994 | soc_ops.xlate_clkctrl = _omap4_xlate_clkctrl; |
0f3ccb24 TL |
3995 | } else if (cpu_is_ti814x() || cpu_is_ti816x() || soc_is_am33xx() || |
3996 | soc_is_am43xx()) { | |
c8b428a5 AM |
3997 | soc_ops.enable_module = _omap4_enable_module; |
3998 | soc_ops.disable_module = _omap4_disable_module; | |
3999 | soc_ops.wait_target_ready = _omap4_wait_target_ready; | |
409d7063 | 4000 | soc_ops.assert_hardreset = _omap4_assert_hardreset; |
1688bf19 | 4001 | soc_ops.deassert_hardreset = _am33xx_deassert_hardreset; |
a5bf00cd | 4002 | soc_ops.is_hardreset_asserted = _omap4_is_hardreset_asserted; |
1688bf19 | 4003 | soc_ops.init_clkdm = _init_clkdm; |
9fabc1a2 | 4004 | soc_ops.disable_direct_prcm = _omap4_disable_direct_prcm; |
2b96be3d | 4005 | soc_ops.xlate_clkctrl = _omap4_xlate_clkctrl; |
8f6aa8ee KH |
4006 | } else { |
4007 | WARN(1, "omap_hwmod: unknown SoC type\n"); | |
9ebfd285 KH |
4008 | } |
4009 | ||
70f05be3 TK |
4010 | _init_clkctrl_providers(); |
4011 | ||
9ebfd285 KH |
4012 | inited = true; |
4013 | } | |
68c9a95e TL |
4014 | |
4015 | /** | |
4016 | * omap_hwmod_get_main_clk - get pointer to main clock name | |
4017 | * @oh: struct omap_hwmod * | |
4018 | * | |
4019 | * Returns the main clock name assocated with @oh upon success, | |
4020 | * or NULL if @oh is NULL. | |
4021 | */ | |
4022 | const char *omap_hwmod_get_main_clk(struct omap_hwmod *oh) | |
4023 | { | |
4024 | if (!oh) | |
4025 | return NULL; | |
4026 | ||
4027 | return oh->main_clk; | |
4028 | } |