]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/arm/mach-omap2/opp4xxx_data.c
Merge tag 'phy-for-4.15-rc_v2' of git://git.kernel.org/pub/scm/linux/kernel/git/kisho...
[mirror_ubuntu-bionic-kernel.git] / arch / arm / mach-omap2 / opp4xxx_data.c
CommitLineData
f5a6422d
NM
1/*
2 * OMAP4 OPP table definitions.
3 *
df7cded3 4 * Copyright (C) 2010-2012 Texas Instruments Incorporated - http://www.ti.com/
f5a6422d
NM
5 * Nishanth Menon
6 * Kevin Hilman
7 * Thara Gopinath
c0718df4 8 * Copyright (C) 2010-2011 Nokia Corporation.
f5a6422d 9 * Eduardo Valentin
c0718df4 10 * Paul Walmsley
f5a6422d
NM
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License version 2 as
14 * published by the Free Software Foundation.
15 *
16 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
17 * kind, whether express or implied; without even the implied warranty
18 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 */
21#include <linux/module.h>
22
dbc04161 23#include "soc.h"
c0718df4 24#include "control.h"
f5a6422d 25#include "omap_opp_data.h"
eb05ead9 26#include "pm.h"
f5a6422d 27
c0718df4
PW
28/*
29 * Structures containing OMAP4430 voltage supported and various
30 * voltage dependent data for each VDD.
31 */
32
d9a2012d
SG
33#define OMAP4430_VDD_MPU_OPP50_UV 1025000
34#define OMAP4430_VDD_MPU_OPP100_UV 1200000
35#define OMAP4430_VDD_MPU_OPPTURBO_UV 1313000
36#define OMAP4430_VDD_MPU_OPPNITRO_UV 1375000
c0718df4 37
df7cded3 38struct omap_volt_data omap443x_vdd_mpu_volt_data[] = {
c0718df4
PW
39 VOLT_DATA_DEFINE(OMAP4430_VDD_MPU_OPP50_UV, OMAP44XX_CONTROL_FUSE_MPU_OPP50, 0xf4, 0x0c),
40 VOLT_DATA_DEFINE(OMAP4430_VDD_MPU_OPP100_UV, OMAP44XX_CONTROL_FUSE_MPU_OPP100, 0xf9, 0x16),
41 VOLT_DATA_DEFINE(OMAP4430_VDD_MPU_OPPTURBO_UV, OMAP44XX_CONTROL_FUSE_MPU_OPPTURBO, 0xfa, 0x23),
42 VOLT_DATA_DEFINE(OMAP4430_VDD_MPU_OPPNITRO_UV, OMAP44XX_CONTROL_FUSE_MPU_OPPNITRO, 0xfa, 0x27),
43 VOLT_DATA_DEFINE(0, 0, 0, 0),
44};
45
d9a2012d
SG
46#define OMAP4430_VDD_IVA_OPP50_UV 1013000
47#define OMAP4430_VDD_IVA_OPP100_UV 1188000
48#define OMAP4430_VDD_IVA_OPPTURBO_UV 1300000
c0718df4 49
df7cded3 50struct omap_volt_data omap443x_vdd_iva_volt_data[] = {
c0718df4
PW
51 VOLT_DATA_DEFINE(OMAP4430_VDD_IVA_OPP50_UV, OMAP44XX_CONTROL_FUSE_IVA_OPP50, 0xf4, 0x0c),
52 VOLT_DATA_DEFINE(OMAP4430_VDD_IVA_OPP100_UV, OMAP44XX_CONTROL_FUSE_IVA_OPP100, 0xf9, 0x16),
53 VOLT_DATA_DEFINE(OMAP4430_VDD_IVA_OPPTURBO_UV, OMAP44XX_CONTROL_FUSE_IVA_OPPTURBO, 0xfa, 0x23),
54 VOLT_DATA_DEFINE(0, 0, 0, 0),
55};
56
d9a2012d
SG
57#define OMAP4430_VDD_CORE_OPP50_UV 1025000
58#define OMAP4430_VDD_CORE_OPP100_UV 1200000
c0718df4 59
df7cded3 60struct omap_volt_data omap443x_vdd_core_volt_data[] = {
c0718df4
PW
61 VOLT_DATA_DEFINE(OMAP4430_VDD_CORE_OPP50_UV, OMAP44XX_CONTROL_FUSE_CORE_OPP50, 0xf4, 0x0c),
62 VOLT_DATA_DEFINE(OMAP4430_VDD_CORE_OPP100_UV, OMAP44XX_CONTROL_FUSE_CORE_OPP100, 0xf9, 0x16),
63 VOLT_DATA_DEFINE(0, 0, 0, 0),
64};
65
df7cded3
VS
66#define OMAP4460_VDD_MPU_OPP50_UV 1025000
67#define OMAP4460_VDD_MPU_OPP100_UV 1200000
68#define OMAP4460_VDD_MPU_OPPTURBO_UV 1313000
69#define OMAP4460_VDD_MPU_OPPNITRO_UV 1375000
70
71struct omap_volt_data omap446x_vdd_mpu_volt_data[] = {
72 VOLT_DATA_DEFINE(OMAP4460_VDD_MPU_OPP50_UV, OMAP44XX_CONTROL_FUSE_MPU_OPP50, 0xf4, 0x0c),
73 VOLT_DATA_DEFINE(OMAP4460_VDD_MPU_OPP100_UV, OMAP44XX_CONTROL_FUSE_MPU_OPP100, 0xf9, 0x16),
74 VOLT_DATA_DEFINE(OMAP4460_VDD_MPU_OPPTURBO_UV, OMAP44XX_CONTROL_FUSE_MPU_OPPTURBO, 0xfa, 0x23),
75 VOLT_DATA_DEFINE(OMAP4460_VDD_MPU_OPPNITRO_UV, OMAP44XX_CONTROL_FUSE_MPU_OPPNITRO, 0xfa, 0x27),
76 VOLT_DATA_DEFINE(0, 0, 0, 0),
77};
78
79#define OMAP4460_VDD_IVA_OPP50_UV 1025000
80#define OMAP4460_VDD_IVA_OPP100_UV 1200000
81#define OMAP4460_VDD_IVA_OPPTURBO_UV 1313000
82#define OMAP4460_VDD_IVA_OPPNITRO_UV 1375000
83
84struct omap_volt_data omap446x_vdd_iva_volt_data[] = {
85 VOLT_DATA_DEFINE(OMAP4460_VDD_IVA_OPP50_UV, OMAP44XX_CONTROL_FUSE_IVA_OPP50, 0xf4, 0x0c),
86 VOLT_DATA_DEFINE(OMAP4460_VDD_IVA_OPP100_UV, OMAP44XX_CONTROL_FUSE_IVA_OPP100, 0xf9, 0x16),
87 VOLT_DATA_DEFINE(OMAP4460_VDD_IVA_OPPTURBO_UV, OMAP44XX_CONTROL_FUSE_IVA_OPPTURBO, 0xfa, 0x23),
88 VOLT_DATA_DEFINE(OMAP4460_VDD_IVA_OPPNITRO_UV, OMAP44XX_CONTROL_FUSE_IVA_OPPNITRO, 0xfa, 0x23),
89 VOLT_DATA_DEFINE(0, 0, 0, 0),
90};
91
92#define OMAP4460_VDD_CORE_OPP50_UV 1025000
93#define OMAP4460_VDD_CORE_OPP100_UV 1200000
94#define OMAP4460_VDD_CORE_OPP100_OV_UV 1250000
95
96struct omap_volt_data omap446x_vdd_core_volt_data[] = {
97 VOLT_DATA_DEFINE(OMAP4460_VDD_CORE_OPP50_UV, OMAP44XX_CONTROL_FUSE_CORE_OPP50, 0xf4, 0x0c),
98 VOLT_DATA_DEFINE(OMAP4460_VDD_CORE_OPP100_UV, OMAP44XX_CONTROL_FUSE_CORE_OPP100, 0xf9, 0x16),
99 VOLT_DATA_DEFINE(OMAP4460_VDD_CORE_OPP100_OV_UV, OMAP44XX_CONTROL_FUSE_CORE_OPP100OV, 0xf9, 0x16),
100 VOLT_DATA_DEFINE(0, 0, 0, 0),
101};