]>
Commit | Line | Data |
---|---|---|
d2912cb1 | 1 | // SPDX-License-Identifier: GPL-2.0-only |
0c0a5d61 TG |
2 | /* |
3 | * OMAP3/OMAP4 smartreflex device file | |
4 | * | |
5 | * Author: Thara Gopinath <thara@ti.com> | |
6 | * | |
7 | * Based originally on code from smartreflex.c | |
8 | * Copyright (C) 2010 Texas Instruments, Inc. | |
9 | * Thara Gopinath <thara@ti.com> | |
10 | * | |
11 | * Copyright (C) 2008 Nokia Corporation | |
12 | * Kalle Jokiniemi | |
13 | * | |
14 | * Copyright (C) 2007 Texas Instruments, Inc. | |
15 | * Lesly A M <x0080970@ti.com> | |
0c0a5d61 | 16 | */ |
b86aeafc | 17 | #include <linux/power/smartreflex.h> |
0c0a5d61 TG |
18 | |
19 | #include <linux/err.h> | |
20 | #include <linux/slab.h> | |
b35cecf9 | 21 | #include <linux/io.h> |
0c0a5d61 | 22 | |
e4c060db | 23 | #include "soc.h" |
25c7d49e | 24 | #include "omap_device.h" |
e1d6f472 | 25 | #include "voltage.h" |
0c0a5d61 | 26 | #include "control.h" |
d0eadf6d | 27 | #include "pm.h" |
0c0a5d61 TG |
28 | |
29 | static bool sr_enable_on_init; | |
30 | ||
0c0a5d61 TG |
31 | /* Read EFUSE values from control registers for OMAP3430 */ |
32 | static void __init sr_set_nvalues(struct omap_volt_data *volt_data, | |
33 | struct omap_sr_data *sr_data) | |
34 | { | |
35 | struct omap_sr_nvalue_table *nvalue_table; | |
5e7f2e12 JP |
36 | int i, j, count = 0; |
37 | ||
38 | sr_data->nvalue_count = 0; | |
39 | sr_data->nvalue_table = NULL; | |
0c0a5d61 TG |
40 | |
41 | while (volt_data[count].volt_nominal) | |
42 | count++; | |
43 | ||
6b72de4d | 44 | nvalue_table = kcalloc(count, sizeof(*nvalue_table), GFP_KERNEL); |
c76e4d2e | 45 | if (!nvalue_table) |
5e7f2e12 | 46 | return; |
5e7f2e12 JP |
47 | |
48 | for (i = 0, j = 0; i < count; i++) { | |
b35cecf9 | 49 | u32 v; |
5e7f2e12 | 50 | |
b35cecf9 TG |
51 | /* |
52 | * In OMAP4 the efuse registers are 24 bit aligned. | |
edfaf05c | 53 | * A readl_relaxed will fail for non-32 bit aligned address |
b35cecf9 TG |
54 | * and hence the 8-bit read and shift. |
55 | */ | |
56 | if (cpu_is_omap44xx()) { | |
57 | u16 offset = volt_data[i].sr_efuse_offs; | |
58 | ||
59 | v = omap_ctrl_readb(offset) | | |
60 | omap_ctrl_readb(offset + 1) << 8 | | |
61 | omap_ctrl_readb(offset + 2) << 16; | |
62 | } else { | |
5e7f2e12 | 63 | v = omap_ctrl_readl(volt_data[i].sr_efuse_offs); |
b35cecf9 | 64 | } |
0c0a5d61 | 65 | |
5e7f2e12 JP |
66 | /* |
67 | * Many OMAP SoCs don't have the eFuse values set. | |
68 | * For example, pretty much all OMAP3xxx before | |
69 | * ES3.something. | |
70 | * | |
71 | * XXX There needs to be some way for board files or | |
72 | * userspace to add these in. | |
73 | */ | |
74 | if (v == 0) | |
75 | continue; | |
76 | ||
77 | nvalue_table[j].nvalue = v; | |
78 | nvalue_table[j].efuse_offs = volt_data[i].sr_efuse_offs; | |
79 | nvalue_table[j].errminlimit = volt_data[i].sr_errminlimit; | |
80 | nvalue_table[j].volt_nominal = volt_data[i].volt_nominal; | |
81 | ||
82 | j++; | |
0c0a5d61 TG |
83 | } |
84 | ||
85 | sr_data->nvalue_table = nvalue_table; | |
5e7f2e12 | 86 | sr_data->nvalue_count = j; |
0c0a5d61 TG |
87 | } |
88 | ||
d060b405 TL |
89 | extern struct omap_sr_data omap_sr_pdata[]; |
90 | ||
d602449c | 91 | static int __init sr_init_by_name(const char *name, const char *voltdm) |
0c0a5d61 | 92 | { |
695eea3d | 93 | struct omap_sr_data *sr_data = NULL; |
0c0a5d61 | 94 | struct omap_volt_data *volt_data; |
0c0a5d61 TG |
95 | static int i; |
96 | ||
d602449c TL |
97 | if (!strncmp(name, "smartreflex_mpu_iva", 20) || |
98 | !strncmp(name, "smartreflex_mpu", 16)) | |
695eea3d | 99 | sr_data = &omap_sr_pdata[OMAP_SR_MPU]; |
d602449c | 100 | else if (!strncmp(name, "smartreflex_core", 17)) |
695eea3d | 101 | sr_data = &omap_sr_pdata[OMAP_SR_CORE]; |
d602449c | 102 | else if (!strncmp(name, "smartreflex_iva", 16)) |
695eea3d TL |
103 | sr_data = &omap_sr_pdata[OMAP_SR_IVA]; |
104 | ||
105 | if (!sr_data) { | |
d602449c | 106 | pr_err("%s: Unknown instance %s\n", __func__, name); |
695eea3d TL |
107 | return -EINVAL; |
108 | } | |
0c0a5d61 | 109 | |
d602449c | 110 | sr_data->name = name; |
70451127 TL |
111 | if (cpu_is_omap343x()) |
112 | sr_data->ip_type = 1; | |
113 | else | |
114 | sr_data->ip_type = 2; | |
0c0a5d61 TG |
115 | sr_data->senn_mod = 0x1; |
116 | sr_data->senp_mod = 0x1; | |
117 | ||
98aed08e JP |
118 | if (cpu_is_omap34xx() || cpu_is_omap44xx()) { |
119 | sr_data->err_weight = OMAP3430_SR_ERRWEIGHT; | |
120 | sr_data->err_maxlimit = OMAP3430_SR_ERRMAXLIMIT; | |
121 | sr_data->accum_data = OMAP3430_SR_ACCUMDATA; | |
122 | if (!(strcmp(sr_data->name, "smartreflex_mpu"))) { | |
123 | sr_data->senn_avgweight = OMAP3430_SR1_SENNAVGWEIGHT; | |
124 | sr_data->senp_avgweight = OMAP3430_SR1_SENPAVGWEIGHT; | |
125 | } else { | |
126 | sr_data->senn_avgweight = OMAP3430_SR2_SENNAVGWEIGHT; | |
127 | sr_data->senp_avgweight = OMAP3430_SR2_SENPAVGWEIGHT; | |
128 | } | |
129 | } | |
130 | ||
d602449c | 131 | sr_data->voltdm = voltdm_lookup(voltdm); |
07684c1b | 132 | if (!sr_data->voltdm) { |
0c0a5d61 | 133 | pr_err("%s: Unable to get voltage domain pointer for VDD %s\n", |
d602449c | 134 | __func__, voltdm); |
0c0a5d61 TG |
135 | goto exit; |
136 | } | |
137 | ||
138 | omap_voltage_get_volttable(sr_data->voltdm, &volt_data); | |
139 | if (!volt_data) { | |
7852ec05 PW |
140 | pr_err("%s: No Voltage table registered for VDD%d\n", |
141 | __func__, i + 1); | |
0c0a5d61 TG |
142 | goto exit; |
143 | } | |
144 | ||
145 | sr_set_nvalues(volt_data, sr_data); | |
146 | ||
147 | sr_data->enable_on_init = sr_enable_on_init; | |
148 | ||
0c0a5d61 TG |
149 | exit: |
150 | i++; | |
695eea3d | 151 | |
0c0a5d61 TG |
152 | return 0; |
153 | } | |
154 | ||
d602449c TL |
155 | static int __init sr_dev_init(struct omap_hwmod *oh, void *user) |
156 | { | |
157 | struct omap_smartreflex_dev_attr *sr_dev_attr; | |
158 | ||
159 | sr_dev_attr = (struct omap_smartreflex_dev_attr *)oh->dev_attr; | |
160 | if (!sr_dev_attr || !sr_dev_attr->sensor_voltdm_name) { | |
161 | pr_err("%s: No voltage domain specified for %s. Cannot initialize\n", | |
162 | __func__, oh->name); | |
163 | return 0; | |
164 | } | |
165 | ||
166 | return sr_init_by_name(oh->name, sr_dev_attr->sensor_voltdm_name); | |
167 | } | |
168 | ||
0c0a5d61 TG |
169 | /* |
170 | * API to be called from board files to enable smartreflex | |
171 | * autocompensation at init. | |
172 | */ | |
173 | void __init omap_enable_smartreflex_on_init(void) | |
174 | { | |
175 | sr_enable_on_init = true; | |
176 | } | |
177 | ||
d602449c TL |
178 | static const char * const omap4_sr_instances[] = { |
179 | "mpu", | |
180 | "iva", | |
181 | "core", | |
182 | }; | |
183 | ||
184 | static const char * const dra7_sr_instances[] = { | |
185 | "mpu", | |
186 | "core", | |
187 | }; | |
188 | ||
0c0a5d61 TG |
189 | int __init omap_devinit_smartreflex(void) |
190 | { | |
c7cf8626 | 191 | const char * const *sr_inst = NULL; |
d602449c TL |
192 | int i, nr_sr = 0; |
193 | ||
194 | if (soc_is_omap44xx()) { | |
195 | sr_inst = omap4_sr_instances; | |
196 | nr_sr = ARRAY_SIZE(omap4_sr_instances); | |
197 | ||
198 | } else if (soc_is_dra7xx()) { | |
199 | sr_inst = dra7_sr_instances; | |
200 | nr_sr = ARRAY_SIZE(dra7_sr_instances); | |
201 | } | |
202 | ||
203 | if (nr_sr) { | |
204 | const char *name, *voltdm; | |
205 | ||
206 | for (i = 0; i < nr_sr; i++) { | |
207 | name = kasprintf(GFP_KERNEL, "smartreflex_%s", sr_inst[i]); | |
208 | voltdm = sr_inst[i]; | |
209 | sr_init_by_name(name, voltdm); | |
210 | } | |
211 | ||
212 | return 0; | |
213 | } | |
214 | ||
0c0a5d61 TG |
215 | return omap_hwmod_for_each_by_class("smartreflex", sr_dev_init, NULL); |
216 | } |