]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/arch/arm/mach-pxa/pxa25x.c | |
3 | * | |
4 | * Author: Nicolas Pitre | |
5 | * Created: Jun 15, 2001 | |
6 | * Copyright: MontaVista Software Inc. | |
7 | * | |
8 | * Code specific to PXA21x/25x/26x variants. | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or modify | |
11 | * it under the terms of the GNU General Public License version 2 as | |
12 | * published by the Free Software Foundation. | |
13 | * | |
14 | * Since this file should be linked before any other machine specific file, | |
15 | * the __initcall() here will be executed first. This serves as default | |
16 | * initialization stuff for PXA machines which can be overridden later if | |
17 | * need be. | |
18 | */ | |
2f8163ba | 19 | #include <linux/gpio.h> |
1da177e4 LT |
20 | #include <linux/module.h> |
21 | #include <linux/kernel.h> | |
22 | #include <linux/init.h> | |
34f3231f | 23 | #include <linux/platform_device.h> |
95d9ffbe | 24 | #include <linux/suspend.h> |
2eaa03b5 | 25 | #include <linux/syscore_ops.h> |
a3f4c927 | 26 | #include <linux/irq.h> |
f55be1bf | 27 | #include <linux/gpio.h> |
1da177e4 | 28 | |
851982c1 | 29 | #include <asm/mach/map.h> |
2c74a0ce | 30 | #include <asm/suspend.h> |
a09e64fb RK |
31 | #include <mach/hardware.h> |
32 | #include <mach/irqs.h> | |
51c62982 | 33 | #include <mach/pxa25x.h> |
afd2fc02 | 34 | #include <mach/reset.h> |
a09e64fb RK |
35 | #include <mach/pm.h> |
36 | #include <mach/dma.h> | |
ad68bb9f | 37 | #include <mach/smemc.h> |
1da177e4 LT |
38 | |
39 | #include "generic.h" | |
46c41e62 | 40 | #include "devices.h" |
a6dba20c | 41 | #include "clock.h" |
1da177e4 LT |
42 | |
43 | /* | |
44 | * Various clock factors driven by the CCCR register. | |
45 | */ | |
46 | ||
47 | /* Crystal Frequency to Memory Frequency Multiplier (L) */ | |
48 | static unsigned char L_clk_mult[32] = { 0, 27, 32, 36, 40, 45, 0, }; | |
49 | ||
50 | /* Memory Frequency to Run Mode Frequency Multiplier (M) */ | |
51 | static unsigned char M_clk_mult[4] = { 0, 1, 2, 4 }; | |
52 | ||
53 | /* Run Mode Frequency to Turbo Mode Frequency Multiplier (N) */ | |
54 | /* Note: we store the value N * 2 here. */ | |
55 | static unsigned char N2_clk_mult[8] = { 0, 0, 2, 3, 4, 0, 6, 0 }; | |
56 | ||
57 | /* Crystal clock */ | |
58 | #define BASE_CLK 3686400 | |
59 | ||
60 | /* | |
61 | * Get the clock frequency as reflected by CCCR and the turbo flag. | |
62 | * We assume these values have been applied via a fcs. | |
63 | * If info is not 0 we also display the current settings. | |
64 | */ | |
15a40333 | 65 | unsigned int pxa25x_get_clk_frequency_khz(int info) |
1da177e4 LT |
66 | { |
67 | unsigned long cccr, turbo; | |
68 | unsigned int l, L, m, M, n2, N; | |
69 | ||
70 | cccr = CCCR; | |
71 | asm( "mrc\tp14, 0, %0, c6, c0, 0" : "=r" (turbo) ); | |
72 | ||
73 | l = L_clk_mult[(cccr >> 0) & 0x1f]; | |
74 | m = M_clk_mult[(cccr >> 5) & 0x03]; | |
75 | n2 = N2_clk_mult[(cccr >> 7) & 0x07]; | |
76 | ||
77 | L = l * BASE_CLK; | |
78 | M = m * L; | |
79 | N = n2 * M / 2; | |
80 | ||
81 | if(info) | |
82 | { | |
83 | L += 5000; | |
84 | printk( KERN_INFO "Memory clock: %d.%02dMHz (*%d)\n", | |
85 | L / 1000000, (L % 1000000) / 10000, l ); | |
86 | M += 5000; | |
87 | printk( KERN_INFO "Run Mode clock: %d.%02dMHz (*%d)\n", | |
88 | M / 1000000, (M % 1000000) / 10000, m ); | |
89 | N += 5000; | |
90 | printk( KERN_INFO "Turbo Mode clock: %d.%02dMHz (*%d.%d, %sactive)\n", | |
91 | N / 1000000, (N % 1000000) / 10000, n2 / 2, (n2 % 2) * 5, | |
92 | (turbo & 1) ? "" : "in" ); | |
93 | } | |
94 | ||
95 | return (turbo & 1) ? (N/1000) : (M/1000); | |
96 | } | |
97 | ||
2a125dd5 | 98 | static unsigned long clk_pxa25x_mem_getrate(struct clk *clk) |
1da177e4 | 99 | { |
2a125dd5 | 100 | return L_clk_mult[(CCCR >> 0) & 0x1f] * BASE_CLK; |
1da177e4 LT |
101 | } |
102 | ||
2a125dd5 EM |
103 | static const struct clkops clk_pxa25x_mem_ops = { |
104 | .enable = clk_dummy_enable, | |
105 | .disable = clk_dummy_disable, | |
106 | .getrate = clk_pxa25x_mem_getrate, | |
107 | }; | |
a6dba20c RK |
108 | |
109 | static const struct clkops clk_pxa25x_lcd_ops = { | |
4029813c EM |
110 | .enable = clk_pxa2xx_cken_enable, |
111 | .disable = clk_pxa2xx_cken_disable, | |
2a125dd5 | 112 | .getrate = clk_pxa25x_mem_getrate, |
a6dba20c RK |
113 | }; |
114 | ||
ed847782 IM |
115 | static unsigned long gpio12_config_32k[] = { |
116 | GPIO12_32KHz, | |
117 | }; | |
118 | ||
119 | static unsigned long gpio12_config_gpio[] = { | |
120 | GPIO12_GPIO, | |
121 | }; | |
122 | ||
123 | static void clk_gpio12_enable(struct clk *clk) | |
124 | { | |
125 | pxa2xx_mfp_config(gpio12_config_32k, 1); | |
126 | } | |
127 | ||
128 | static void clk_gpio12_disable(struct clk *clk) | |
129 | { | |
130 | pxa2xx_mfp_config(gpio12_config_gpio, 1); | |
131 | } | |
132 | ||
133 | static const struct clkops clk_pxa25x_gpio12_ops = { | |
134 | .enable = clk_gpio12_enable, | |
135 | .disable = clk_gpio12_disable, | |
136 | }; | |
137 | ||
13f75582 IM |
138 | static unsigned long gpio11_config_3m6[] = { |
139 | GPIO11_3_6MHz, | |
140 | }; | |
141 | ||
142 | static unsigned long gpio11_config_gpio[] = { | |
143 | GPIO11_GPIO, | |
144 | }; | |
145 | ||
146 | static void clk_gpio11_enable(struct clk *clk) | |
147 | { | |
148 | pxa2xx_mfp_config(gpio11_config_3m6, 1); | |
149 | } | |
150 | ||
151 | static void clk_gpio11_disable(struct clk *clk) | |
152 | { | |
153 | pxa2xx_mfp_config(gpio11_config_gpio, 1); | |
154 | } | |
155 | ||
156 | static const struct clkops clk_pxa25x_gpio11_ops = { | |
157 | .enable = clk_gpio11_enable, | |
158 | .disable = clk_gpio11_disable, | |
159 | }; | |
160 | ||
a6dba20c RK |
161 | /* |
162 | * 3.6864MHz -> OST, GPIO, SSP, PWM, PLLs (95.842MHz, 147.456MHz) | |
163 | * 95.842MHz -> MMC 19.169MHz, I2C 31.949MHz, FICP 47.923MHz, USB 47.923MHz | |
164 | * 147.456MHz -> UART 14.7456MHz, AC97 12.288MHz, I2S 5.672MHz (allegedly) | |
165 | */ | |
e01dbdb4 | 166 | |
bdb08cb2 | 167 | /* |
c1ed406c | 168 | * PXA 2xx clock declarations. |
bdb08cb2 | 169 | */ |
4029813c EM |
170 | static DEFINE_PXA2_CKEN(pxa25x_hwuart, HWUART, 14745600, 1); |
171 | static DEFINE_PXA2_CKEN(pxa25x_ffuart, FFUART, 14745600, 1); | |
172 | static DEFINE_PXA2_CKEN(pxa25x_btuart, BTUART, 14745600, 1); | |
173 | static DEFINE_PXA2_CKEN(pxa25x_stuart, STUART, 14745600, 1); | |
174 | static DEFINE_PXA2_CKEN(pxa25x_usb, USB, 47923000, 5); | |
175 | static DEFINE_PXA2_CKEN(pxa25x_mmc, MMC, 19169000, 0); | |
176 | static DEFINE_PXA2_CKEN(pxa25x_i2c, I2C, 31949000, 0); | |
177 | static DEFINE_PXA2_CKEN(pxa25x_ssp, SSP, 3686400, 0); | |
178 | static DEFINE_PXA2_CKEN(pxa25x_nssp, NSSP, 3686400, 0); | |
179 | static DEFINE_PXA2_CKEN(pxa25x_assp, ASSP, 3686400, 0); | |
180 | static DEFINE_PXA2_CKEN(pxa25x_pwm0, PWM0, 3686400, 0); | |
181 | static DEFINE_PXA2_CKEN(pxa25x_pwm1, PWM1, 3686400, 0); | |
182 | static DEFINE_PXA2_CKEN(pxa25x_ac97, AC97, 24576000, 0); | |
183 | static DEFINE_PXA2_CKEN(pxa25x_i2s, I2S, 14745600, 0); | |
184 | static DEFINE_PXA2_CKEN(pxa25x_ficp, FICP, 47923000, 0); | |
185 | ||
8c3abc7d | 186 | static DEFINE_CK(pxa25x_lcd, LCD, &clk_pxa25x_lcd_ops); |
8c3abc7d RK |
187 | static DEFINE_CLK(pxa25x_gpio11, &clk_pxa25x_gpio11_ops, 3686400, 0); |
188 | static DEFINE_CLK(pxa25x_gpio12, &clk_pxa25x_gpio12_ops, 32768, 0); | |
2a125dd5 | 189 | static DEFINE_CLK(pxa25x_mem, &clk_pxa25x_mem_ops, 0, 0); |
8c3abc7d RK |
190 | |
191 | static struct clk_lookup pxa25x_clkregs[] = { | |
192 | INIT_CLKREG(&clk_pxa25x_lcd, "pxa2xx-fb", NULL), | |
193 | INIT_CLKREG(&clk_pxa25x_ffuart, "pxa2xx-uart.0", NULL), | |
194 | INIT_CLKREG(&clk_pxa25x_btuart, "pxa2xx-uart.1", NULL), | |
195 | INIT_CLKREG(&clk_pxa25x_stuart, "pxa2xx-uart.2", NULL), | |
196 | INIT_CLKREG(&clk_pxa25x_usb, "pxa25x-udc", NULL), | |
197 | INIT_CLKREG(&clk_pxa25x_mmc, "pxa2xx-mci.0", NULL), | |
198 | INIT_CLKREG(&clk_pxa25x_i2c, "pxa2xx-i2c.0", NULL), | |
199 | INIT_CLKREG(&clk_pxa25x_ssp, "pxa25x-ssp.0", NULL), | |
200 | INIT_CLKREG(&clk_pxa25x_nssp, "pxa25x-nssp.1", NULL), | |
201 | INIT_CLKREG(&clk_pxa25x_assp, "pxa25x-nssp.2", NULL), | |
202 | INIT_CLKREG(&clk_pxa25x_pwm0, "pxa25x-pwm.0", NULL), | |
203 | INIT_CLKREG(&clk_pxa25x_pwm1, "pxa25x-pwm.1", NULL), | |
204 | INIT_CLKREG(&clk_pxa25x_i2s, "pxa2xx-i2s", NULL), | |
205 | INIT_CLKREG(&clk_pxa25x_stuart, "pxa2xx-ir", "UARTCLK"), | |
206 | INIT_CLKREG(&clk_pxa25x_ficp, "pxa2xx-ir", "FICPCLK"), | |
207 | INIT_CLKREG(&clk_pxa25x_ac97, NULL, "AC97CLK"), | |
208 | INIT_CLKREG(&clk_pxa25x_gpio11, NULL, "GPIO11_CLK"), | |
209 | INIT_CLKREG(&clk_pxa25x_gpio12, NULL, "GPIO12_CLK"), | |
2a125dd5 | 210 | INIT_CLKREG(&clk_pxa25x_mem, "pxa2xx-pcmcia", NULL), |
a6dba20c RK |
211 | }; |
212 | ||
4029813c EM |
213 | static struct clk_lookup pxa25x_hwuart_clkreg = |
214 | INIT_CLKREG(&clk_pxa25x_hwuart, "pxa2xx-uart.3", NULL); | |
215 | ||
a8fa3f0c | 216 | #ifdef CONFIG_PM |
8775420d | 217 | |
711be5cc EM |
218 | #define SAVE(x) sleep_save[SLEEP_SAVE_##x] = x |
219 | #define RESTORE(x) x = sleep_save[SLEEP_SAVE_##x] | |
220 | ||
711be5cc EM |
221 | /* |
222 | * List of global PXA peripheral registers to preserve. | |
223 | * More ones like CP and general purpose register values are preserved | |
224 | * with the stack pointer in sleep.S. | |
225 | */ | |
5a3d9651 | 226 | enum { |
711be5cc | 227 | SLEEP_SAVE_PSTR, |
649de51b | 228 | SLEEP_SAVE_COUNT |
711be5cc EM |
229 | }; |
230 | ||
231 | ||
232 | static void pxa25x_cpu_pm_save(unsigned long *sleep_save) | |
233 | { | |
711be5cc EM |
234 | SAVE(PSTR); |
235 | } | |
236 | ||
237 | static void pxa25x_cpu_pm_restore(unsigned long *sleep_save) | |
238 | { | |
711be5cc EM |
239 | RESTORE(PSTR); |
240 | } | |
241 | ||
242 | static void pxa25x_cpu_pm_enter(suspend_state_t state) | |
8775420d | 243 | { |
dc38e2ad RK |
244 | /* Clear reset status */ |
245 | RCSR = RCSR_HWR | RCSR_WDR | RCSR_SMR | RCSR_GPR; | |
246 | ||
8775420d TP |
247 | switch (state) { |
248 | case PM_SUSPEND_MEM: | |
2c74a0ce | 249 | cpu_suspend(PWRMODE_SLEEP, pxa25x_finish_suspend); |
8775420d TP |
250 | break; |
251 | } | |
252 | } | |
a8fa3f0c | 253 | |
4104980a RK |
254 | static int pxa25x_cpu_pm_prepare(void) |
255 | { | |
256 | /* set resume return address */ | |
4f5ad99b | 257 | PSPR = virt_to_phys(cpu_resume); |
4104980a RK |
258 | return 0; |
259 | } | |
260 | ||
261 | static void pxa25x_cpu_pm_finish(void) | |
262 | { | |
263 | /* ensure not to come back here if it wasn't intended */ | |
264 | PSPR = 0; | |
265 | } | |
266 | ||
711be5cc | 267 | static struct pxa_cpu_pm_fns pxa25x_cpu_pm_fns = { |
649de51b | 268 | .save_count = SLEEP_SAVE_COUNT, |
26398a70 | 269 | .valid = suspend_valid_only_mem, |
711be5cc EM |
270 | .save = pxa25x_cpu_pm_save, |
271 | .restore = pxa25x_cpu_pm_restore, | |
272 | .enter = pxa25x_cpu_pm_enter, | |
4104980a RK |
273 | .prepare = pxa25x_cpu_pm_prepare, |
274 | .finish = pxa25x_cpu_pm_finish, | |
e176bb05 | 275 | }; |
711be5cc EM |
276 | |
277 | static void __init pxa25x_init_pm(void) | |
278 | { | |
279 | pxa_cpu_pm_fns = &pxa25x_cpu_pm_fns; | |
280 | } | |
f79299ca | 281 | #else |
282 | static inline void pxa25x_init_pm(void) {} | |
a8fa3f0c | 283 | #endif |
e176bb05 | 284 | |
c95530c7 | 285 | /* PXA25x: supports wakeup from GPIO0..GPIO15 and RTC alarm |
286 | */ | |
287 | ||
a3f4c927 | 288 | static int pxa25x_set_wake(struct irq_data *d, unsigned int on) |
c95530c7 | 289 | { |
4929f5a8 | 290 | int gpio = pxa_irq_to_gpio(d->irq); |
c0a596d6 | 291 | uint32_t mask = 0; |
292 | ||
293 | if (gpio >= 0 && gpio < 85) | |
294 | return gpio_set_wake(gpio, on); | |
c95530c7 | 295 | |
a3f4c927 | 296 | if (d->irq == IRQ_RTCAlrm) { |
c95530c7 | 297 | mask = PWER_RTC; |
298 | goto set_pwer; | |
299 | } | |
300 | ||
301 | return -EINVAL; | |
302 | ||
303 | set_pwer: | |
304 | if (on) | |
305 | PWER |= mask; | |
306 | else | |
307 | PWER &=~mask; | |
308 | ||
309 | return 0; | |
310 | } | |
311 | ||
cd49104d EM |
312 | void __init pxa25x_init_irq(void) |
313 | { | |
b9e25ace | 314 | pxa_init_irq(32, pxa25x_set_wake); |
a58fbcd8 | 315 | pxa_init_gpio(IRQ_GPIO_2_x, 2, 84, pxa25x_set_wake); |
cd49104d EM |
316 | } |
317 | ||
067455aa EM |
318 | #ifdef CONFIG_CPU_PXA26x |
319 | void __init pxa26x_init_irq(void) | |
320 | { | |
321 | pxa_init_irq(32, pxa25x_set_wake); | |
a58fbcd8 | 322 | pxa_init_gpio(IRQ_GPIO_2_x, 2, 89, pxa25x_set_wake); |
067455aa EM |
323 | } |
324 | #endif | |
325 | ||
851982c1 MV |
326 | static struct map_desc pxa25x_io_desc[] __initdata = { |
327 | { /* Mem Ctl */ | |
97b09da4 | 328 | .virtual = (unsigned long)SMEMC_VIRT, |
ad68bb9f | 329 | .pfn = __phys_to_pfn(PXA2XX_SMEMC_BASE), |
851982c1 MV |
330 | .length = 0x00200000, |
331 | .type = MT_DEVICE | |
332 | }, | |
333 | }; | |
334 | ||
335 | void __init pxa25x_map_io(void) | |
336 | { | |
337 | pxa_map_io(); | |
338 | iotable_init(ARRAY_AND_SIZE(pxa25x_io_desc)); | |
339 | pxa25x_get_clk_frequency_khz(1); | |
340 | } | |
341 | ||
34f3231f | 342 | static struct platform_device *pxa25x_devices[] __initdata = { |
7a857620 | 343 | &pxa25x_device_udc, |
09a5358d | 344 | &pxa_device_pmu, |
e09d02e1 | 345 | &pxa_device_i2s, |
72493146 | 346 | &sa1100_device_rtc, |
d8e0db11 | 347 | &pxa25x_device_ssp, |
348 | &pxa25x_device_nssp, | |
349 | &pxa25x_device_assp, | |
75540c1a | 350 | &pxa25x_device_pwm0, |
351 | &pxa25x_device_pwm1, | |
ea73e752 | 352 | &pxa_device_asoc_platform, |
34f3231f RK |
353 | }; |
354 | ||
e176bb05 RK |
355 | static int __init pxa25x_init(void) |
356 | { | |
2eaa03b5 | 357 | int ret = 0; |
f53f066c | 358 | |
0ffcbfd5 | 359 | if (cpu_is_pxa25x()) { |
04fef228 EM |
360 | |
361 | reset_status = RCSR; | |
362 | ||
0a0300dc | 363 | clkdev_add_table(pxa25x_clkregs, ARRAY_SIZE(pxa25x_clkregs)); |
a6dba20c | 364 | |
fef1f99a | 365 | if ((ret = pxa_init_dma(IRQ_DMA, 16))) |
f53f066c | 366 | return ret; |
f79299ca | 367 | |
711be5cc | 368 | pxa25x_init_pm(); |
f79299ca | 369 | |
2eaa03b5 RW |
370 | register_syscore_ops(&pxa_irq_syscore_ops); |
371 | register_syscore_ops(&pxa2xx_mfp_syscore_ops); | |
372 | register_syscore_ops(&pxa_gpio_syscore_ops); | |
373 | register_syscore_ops(&pxa2xx_clock_syscore_ops); | |
c0165504 | 374 | |
34f3231f RK |
375 | ret = platform_add_devices(pxa25x_devices, |
376 | ARRAY_SIZE(pxa25x_devices)); | |
c0165504 | 377 | if (ret) |
378 | return ret; | |
e176bb05 | 379 | } |
c0165504 | 380 | |
2b12797c | 381 | /* Only add HWUART for PXA255/26x; PXA210/250 do not have it. */ |
cc155c6f | 382 | if (cpu_is_pxa255()) |
0a0300dc | 383 | clkdev_add(&pxa25x_hwuart_clkreg); |
34f3231f RK |
384 | |
385 | return ret; | |
e176bb05 RK |
386 | } |
387 | ||
1c104e0e | 388 | postcore_initcall(pxa25x_init); |