]>
Commit | Line | Data |
---|---|---|
d2912cb1 | 1 | // SPDX-License-Identifier: GPL-2.0-only |
1da177e4 LT |
2 | /* |
3 | * linux/arch/arm/mach-pxa/pxa25x.c | |
4 | * | |
5 | * Author: Nicolas Pitre | |
6 | * Created: Jun 15, 2001 | |
7 | * Copyright: MontaVista Software Inc. | |
8 | * | |
9 | * Code specific to PXA21x/25x/26x variants. | |
10 | * | |
1da177e4 LT |
11 | * Since this file should be linked before any other machine specific file, |
12 | * the __initcall() here will be executed first. This serves as default | |
13 | * initialization stuff for PXA machines which can be overridden later if | |
14 | * need be. | |
15 | */ | |
1da10c17 RJ |
16 | #include <linux/dmaengine.h> |
17 | #include <linux/dma/pxa-dma.h> | |
2f8163ba | 18 | #include <linux/gpio.h> |
157d2644 | 19 | #include <linux/gpio-pxa.h> |
1da177e4 LT |
20 | #include <linux/module.h> |
21 | #include <linux/kernel.h> | |
22 | #include <linux/init.h> | |
34f3231f | 23 | #include <linux/platform_device.h> |
95d9ffbe | 24 | #include <linux/suspend.h> |
2eaa03b5 | 25 | #include <linux/syscore_ops.h> |
a3f4c927 | 26 | #include <linux/irq.h> |
32f17997 | 27 | #include <linux/irqchip.h> |
1da10c17 | 28 | #include <linux/platform_data/mmp_dma.h> |
1da177e4 | 29 | |
851982c1 | 30 | #include <asm/mach/map.h> |
2c74a0ce | 31 | #include <asm/suspend.h> |
a09e64fb RK |
32 | #include <mach/hardware.h> |
33 | #include <mach/irqs.h> | |
4c25c5d2 | 34 | #include "pxa25x.h" |
afd2fc02 | 35 | #include <mach/reset.h> |
4c25c5d2 | 36 | #include "pm.h" |
a09e64fb | 37 | #include <mach/dma.h> |
ad68bb9f | 38 | #include <mach/smemc.h> |
1da177e4 LT |
39 | |
40 | #include "generic.h" | |
46c41e62 | 41 | #include "devices.h" |
1da177e4 LT |
42 | |
43 | /* | |
44 | * Various clock factors driven by the CCCR register. | |
45 | */ | |
46 | ||
a8fa3f0c | 47 | #ifdef CONFIG_PM |
8775420d | 48 | |
711be5cc EM |
49 | #define SAVE(x) sleep_save[SLEEP_SAVE_##x] = x |
50 | #define RESTORE(x) x = sleep_save[SLEEP_SAVE_##x] | |
51 | ||
711be5cc EM |
52 | /* |
53 | * List of global PXA peripheral registers to preserve. | |
54 | * More ones like CP and general purpose register values are preserved | |
55 | * with the stack pointer in sleep.S. | |
56 | */ | |
5a3d9651 | 57 | enum { |
711be5cc | 58 | SLEEP_SAVE_PSTR, |
649de51b | 59 | SLEEP_SAVE_COUNT |
711be5cc EM |
60 | }; |
61 | ||
62 | ||
63 | static void pxa25x_cpu_pm_save(unsigned long *sleep_save) | |
64 | { | |
711be5cc EM |
65 | SAVE(PSTR); |
66 | } | |
67 | ||
68 | static void pxa25x_cpu_pm_restore(unsigned long *sleep_save) | |
69 | { | |
711be5cc EM |
70 | RESTORE(PSTR); |
71 | } | |
72 | ||
73 | static void pxa25x_cpu_pm_enter(suspend_state_t state) | |
8775420d | 74 | { |
dc38e2ad RK |
75 | /* Clear reset status */ |
76 | RCSR = RCSR_HWR | RCSR_WDR | RCSR_SMR | RCSR_GPR; | |
77 | ||
8775420d TP |
78 | switch (state) { |
79 | case PM_SUSPEND_MEM: | |
2c74a0ce | 80 | cpu_suspend(PWRMODE_SLEEP, pxa25x_finish_suspend); |
8775420d TP |
81 | break; |
82 | } | |
83 | } | |
a8fa3f0c | 84 | |
4104980a RK |
85 | static int pxa25x_cpu_pm_prepare(void) |
86 | { | |
87 | /* set resume return address */ | |
64fc2a94 | 88 | PSPR = __pa_symbol(cpu_resume); |
4104980a RK |
89 | return 0; |
90 | } | |
91 | ||
92 | static void pxa25x_cpu_pm_finish(void) | |
93 | { | |
94 | /* ensure not to come back here if it wasn't intended */ | |
95 | PSPR = 0; | |
96 | } | |
97 | ||
711be5cc | 98 | static struct pxa_cpu_pm_fns pxa25x_cpu_pm_fns = { |
649de51b | 99 | .save_count = SLEEP_SAVE_COUNT, |
26398a70 | 100 | .valid = suspend_valid_only_mem, |
711be5cc EM |
101 | .save = pxa25x_cpu_pm_save, |
102 | .restore = pxa25x_cpu_pm_restore, | |
103 | .enter = pxa25x_cpu_pm_enter, | |
4104980a RK |
104 | .prepare = pxa25x_cpu_pm_prepare, |
105 | .finish = pxa25x_cpu_pm_finish, | |
e176bb05 | 106 | }; |
711be5cc EM |
107 | |
108 | static void __init pxa25x_init_pm(void) | |
109 | { | |
110 | pxa_cpu_pm_fns = &pxa25x_cpu_pm_fns; | |
111 | } | |
f79299ca | 112 | #else |
113 | static inline void pxa25x_init_pm(void) {} | |
a8fa3f0c | 114 | #endif |
e176bb05 | 115 | |
c95530c7 | 116 | /* PXA25x: supports wakeup from GPIO0..GPIO15 and RTC alarm |
117 | */ | |
118 | ||
a3f4c927 | 119 | static int pxa25x_set_wake(struct irq_data *d, unsigned int on) |
c95530c7 | 120 | { |
4929f5a8 | 121 | int gpio = pxa_irq_to_gpio(d->irq); |
c0a596d6 | 122 | uint32_t mask = 0; |
123 | ||
124 | if (gpio >= 0 && gpio < 85) | |
125 | return gpio_set_wake(gpio, on); | |
c95530c7 | 126 | |
a3f4c927 | 127 | if (d->irq == IRQ_RTCAlrm) { |
c95530c7 | 128 | mask = PWER_RTC; |
129 | goto set_pwer; | |
130 | } | |
131 | ||
132 | return -EINVAL; | |
133 | ||
134 | set_pwer: | |
135 | if (on) | |
136 | PWER |= mask; | |
137 | else | |
138 | PWER &=~mask; | |
139 | ||
140 | return 0; | |
141 | } | |
142 | ||
cd49104d EM |
143 | void __init pxa25x_init_irq(void) |
144 | { | |
b9e25ace | 145 | pxa_init_irq(32, pxa25x_set_wake); |
cd49104d EM |
146 | } |
147 | ||
067455aa EM |
148 | #ifdef CONFIG_CPU_PXA26x |
149 | void __init pxa26x_init_irq(void) | |
150 | { | |
151 | pxa_init_irq(32, pxa25x_set_wake); | |
067455aa EM |
152 | } |
153 | #endif | |
154 | ||
32f17997 RJ |
155 | static int __init __init |
156 | pxa25x_dt_init_irq(struct device_node *node, struct device_node *parent) | |
ca5be4c6 | 157 | { |
32f17997 | 158 | pxa_dt_irq_init(pxa25x_set_wake); |
e413bd33 | 159 | set_handle_irq(icip_handle_irq); |
32f17997 RJ |
160 | |
161 | return 0; | |
ca5be4c6 | 162 | } |
32f17997 | 163 | IRQCHIP_DECLARE(pxa25x_intc, "marvell,pxa-intc", pxa25x_dt_init_irq); |
ca5be4c6 | 164 | |
851982c1 MV |
165 | static struct map_desc pxa25x_io_desc[] __initdata = { |
166 | { /* Mem Ctl */ | |
97b09da4 | 167 | .virtual = (unsigned long)SMEMC_VIRT, |
ad68bb9f | 168 | .pfn = __phys_to_pfn(PXA2XX_SMEMC_BASE), |
0e32986c | 169 | .length = SMEMC_SIZE, |
851982c1 | 170 | .type = MT_DEVICE |
b10f1c83 LP |
171 | }, { /* UNCACHED_PHYS_0 */ |
172 | .virtual = UNCACHED_PHYS_0, | |
173 | .pfn = __phys_to_pfn(0x00000000), | |
174 | .length = UNCACHED_PHYS_0_SIZE, | |
175 | .type = MT_DEVICE | |
851982c1 MV |
176 | }, |
177 | }; | |
178 | ||
179 | void __init pxa25x_map_io(void) | |
180 | { | |
181 | pxa_map_io(); | |
182 | iotable_init(ARRAY_AND_SIZE(pxa25x_io_desc)); | |
183 | pxa25x_get_clk_frequency_khz(1); | |
184 | } | |
185 | ||
8757e168 | 186 | static struct pxa_gpio_platform_data pxa25x_gpio_info __initdata = { |
b8f649f1 HZ |
187 | .irq_base = PXA_GPIO_TO_IRQ(0), |
188 | .gpio_set_wake = gpio_set_wake, | |
8757e168 AA |
189 | }; |
190 | ||
34f3231f | 191 | static struct platform_device *pxa25x_devices[] __initdata = { |
7a857620 | 192 | &pxa25x_device_udc, |
09a5358d | 193 | &pxa_device_pmu, |
e09d02e1 | 194 | &pxa_device_i2s, |
72493146 | 195 | &sa1100_device_rtc, |
d8e0db11 | 196 | &pxa25x_device_ssp, |
197 | &pxa25x_device_nssp, | |
198 | &pxa25x_device_assp, | |
75540c1a | 199 | &pxa25x_device_pwm0, |
200 | &pxa25x_device_pwm1, | |
ea73e752 | 201 | &pxa_device_asoc_platform, |
34f3231f RK |
202 | }; |
203 | ||
1da10c17 RJ |
204 | static const struct dma_slave_map pxa25x_slave_map[] = { |
205 | /* PXA25x, PXA27x and PXA3xx common entries */ | |
206 | { "pxa2xx-ac97", "pcm_pcm_mic_mono", PDMA_FILTER_PARAM(LOWEST, 8) }, | |
207 | { "pxa2xx-ac97", "pcm_pcm_aux_mono_in", PDMA_FILTER_PARAM(LOWEST, 9) }, | |
208 | { "pxa2xx-ac97", "pcm_pcm_aux_mono_out", | |
209 | PDMA_FILTER_PARAM(LOWEST, 10) }, | |
210 | { "pxa2xx-ac97", "pcm_pcm_stereo_in", PDMA_FILTER_PARAM(LOWEST, 11) }, | |
211 | { "pxa2xx-ac97", "pcm_pcm_stereo_out", PDMA_FILTER_PARAM(LOWEST, 12) }, | |
212 | { "pxa-ssp-dai.1", "rx", PDMA_FILTER_PARAM(LOWEST, 13) }, | |
213 | { "pxa-ssp-dai.1", "tx", PDMA_FILTER_PARAM(LOWEST, 14) }, | |
214 | { "pxa-ssp-dai.2", "rx", PDMA_FILTER_PARAM(LOWEST, 15) }, | |
215 | { "pxa-ssp-dai.2", "tx", PDMA_FILTER_PARAM(LOWEST, 16) }, | |
216 | { "pxa2xx-ir", "rx", PDMA_FILTER_PARAM(LOWEST, 17) }, | |
217 | { "pxa2xx-ir", "tx", PDMA_FILTER_PARAM(LOWEST, 18) }, | |
218 | { "pxa2xx-mci.0", "rx", PDMA_FILTER_PARAM(LOWEST, 21) }, | |
219 | { "pxa2xx-mci.0", "tx", PDMA_FILTER_PARAM(LOWEST, 22) }, | |
220 | ||
221 | /* PXA25x specific map */ | |
222 | { "pxa25x-ssp.0", "rx", PDMA_FILTER_PARAM(LOWEST, 13) }, | |
223 | { "pxa25x-ssp.0", "tx", PDMA_FILTER_PARAM(LOWEST, 14) }, | |
224 | { "pxa25x-nssp.1", "rx", PDMA_FILTER_PARAM(LOWEST, 15) }, | |
225 | { "pxa25x-nssp.1", "tx", PDMA_FILTER_PARAM(LOWEST, 16) }, | |
226 | { "pxa25x-nssp.2", "rx", PDMA_FILTER_PARAM(LOWEST, 23) }, | |
227 | { "pxa25x-nssp.2", "tx", PDMA_FILTER_PARAM(LOWEST, 24) }, | |
228 | }; | |
229 | ||
230 | static struct mmp_dma_platdata pxa25x_dma_pdata = { | |
231 | .dma_channels = 16, | |
232 | .nb_requestors = 40, | |
233 | .slave_map = pxa25x_slave_map, | |
234 | .slave_map_cnt = ARRAY_SIZE(pxa25x_slave_map), | |
235 | }; | |
236 | ||
e176bb05 RK |
237 | static int __init pxa25x_init(void) |
238 | { | |
2eaa03b5 | 239 | int ret = 0; |
f53f066c | 240 | |
0ffcbfd5 | 241 | if (cpu_is_pxa25x()) { |
04fef228 EM |
242 | |
243 | reset_status = RCSR; | |
244 | ||
711be5cc | 245 | pxa25x_init_pm(); |
f79299ca | 246 | |
2eaa03b5 RW |
247 | register_syscore_ops(&pxa_irq_syscore_ops); |
248 | register_syscore_ops(&pxa2xx_mfp_syscore_ops); | |
c0165504 | 249 | |
d9edae44 | 250 | if (!of_have_populated_dt()) { |
1da10c17 | 251 | pxa2xx_set_dmac_info(&pxa25x_dma_pdata); |
d9edae44 RJ |
252 | pxa_register_device(&pxa25x_device_gpio, &pxa25x_gpio_info); |
253 | ret = platform_add_devices(pxa25x_devices, | |
254 | ARRAY_SIZE(pxa25x_devices)); | |
255 | } | |
e176bb05 | 256 | } |
c0165504 | 257 | |
34f3231f | 258 | return ret; |
e176bb05 RK |
259 | } |
260 | ||
1c104e0e | 261 | postcore_initcall(pxa25x_init); |