]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - arch/arm/mach-tegra/board-dt.c
arm/tegra: Add device-tree support for TrimSlice board
[mirror_ubuntu-artful-kernel.git] / arch / arm / mach-tegra / board-dt.c
CommitLineData
8e267f3d
GL
1/*
2 * nVidia Tegra device tree board support
3 *
4 * Copyright (C) 2010 Secret Lab Technologies, Ltd.
5 * Copyright (C) 2010 Google, Inc.
6 *
7 * This software is licensed under the terms of the GNU General Public
8 * License version 2, as published by the Free Software Foundation, and
9 * may be copied, distributed, and modified under those terms.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 */
17
18#include <linux/kernel.h>
19#include <linux/init.h>
20#include <linux/platform_device.h>
21#include <linux/serial_8250.h>
22#include <linux/clk.h>
23#include <linux/dma-mapping.h>
24#include <linux/irqdomain.h>
25#include <linux/of.h>
26#include <linux/of_address.h>
27#include <linux/of_fdt.h>
28#include <linux/of_irq.h>
29#include <linux/of_platform.h>
30#include <linux/pda_power.h>
31#include <linux/io.h>
32#include <linux/i2c.h>
33#include <linux/i2c-tegra.h>
34
35#include <asm/mach-types.h>
36#include <asm/mach/arch.h>
37#include <asm/mach/time.h>
38#include <asm/setup.h>
39
40#include <mach/iomap.h>
41#include <mach/irqs.h>
42
43#include "board.h"
44#include "board-harmony.h"
45#include "clock.h"
46#include "devices.h"
47
48void harmony_pinmux_init(void);
49void seaboard_pinmux_init(void);
a7db2c15 50void trimslice_pinmux_init(void);
add29e61 51void ventana_pinmux_init(void);
8e267f3d
GL
52
53struct of_dev_auxdata tegra20_auxdata_lookup[] __initdata = {
54 OF_DEV_AUXDATA("nvidia,tegra20-sdhci", TEGRA_SDMMC1_BASE, "sdhci-tegra.0", NULL),
55 OF_DEV_AUXDATA("nvidia,tegra20-sdhci", TEGRA_SDMMC2_BASE, "sdhci-tegra.1", NULL),
56 OF_DEV_AUXDATA("nvidia,tegra20-sdhci", TEGRA_SDMMC3_BASE, "sdhci-tegra.2", NULL),
57 OF_DEV_AUXDATA("nvidia,tegra20-sdhci", TEGRA_SDMMC4_BASE, "sdhci-tegra.3", NULL),
58 OF_DEV_AUXDATA("nvidia,tegra20-i2c", TEGRA_I2C_BASE, "tegra-i2c.0", NULL),
59 OF_DEV_AUXDATA("nvidia,tegra20-i2c", TEGRA_I2C2_BASE, "tegra-i2c.1", NULL),
60 OF_DEV_AUXDATA("nvidia,tegra20-i2c", TEGRA_I2C3_BASE, "tegra-i2c.2", NULL),
61 OF_DEV_AUXDATA("nvidia,tegra20-i2c", TEGRA_DVC_BASE, "tegra-i2c.3", NULL),
62 OF_DEV_AUXDATA("nvidia,tegra20-i2s", TEGRA_I2S1_BASE, "tegra-i2s.0", NULL),
63 OF_DEV_AUXDATA("nvidia,tegra20-i2s", TEGRA_I2S1_BASE, "tegra-i2s.1", NULL),
64 OF_DEV_AUXDATA("nvidia,tegra20-das", TEGRA_APB_MISC_DAS_BASE, "tegra-das", NULL),
4a53f4e6
OJ
65 OF_DEV_AUXDATA("nvidia,tegra20-ehci", TEGRA_USB_BASE, "tegra-ehci.0",
66 &tegra_ehci1_device.dev.platform_data),
67 OF_DEV_AUXDATA("nvidia,tegra20-ehci", TEGRA_USB2_BASE, "tegra-ehci.1",
68 &tegra_ehci2_device.dev.platform_data),
69 OF_DEV_AUXDATA("nvidia,tegra20-ehci", TEGRA_USB3_BASE, "tegra-ehci.2",
70 &tegra_ehci3_device.dev.platform_data),
8e267f3d
GL
71 {}
72};
73
74static __initdata struct tegra_clk_init_table tegra_dt_clk_init_table[] = {
75 /* name parent rate enabled */
76 { "uartd", "pll_p", 216000000, true },
4a53f4e6
OJ
77 { "usbd", "clk_m", 12000000, false },
78 { "usb2", "clk_m", 12000000, false },
79 { "usb3", "clk_m", 12000000, false },
8e267f3d
GL
80 { NULL, NULL, 0, 0},
81};
82
83static struct of_device_id tegra_dt_match_table[] __initdata = {
84 { .compatible = "simple-bus", },
85 {}
86};
87
88static struct of_device_id tegra_dt_gic_match[] __initdata = {
89 { .compatible = "nvidia,tegra20-gic", },
90 {}
91};
92
add29e61
PDS
93static struct {
94 char *machine;
95 void (*init)(void);
96} pinmux_configs[] = {
a7db2c15 97 { "compulab,trimslice", trimslice_pinmux_init },
add29e61
PDS
98 { "nvidia,harmony", harmony_pinmux_init },
99 { "nvidia,seaboard", seaboard_pinmux_init },
100 { "nvidia,ventana", ventana_pinmux_init },
101};
102
8e267f3d
GL
103static void __init tegra_dt_init(void)
104{
105 struct device_node *node;
add29e61 106 int i;
8e267f3d
GL
107
108 node = of_find_matching_node_by_address(NULL, tegra_dt_gic_match,
109 TEGRA_ARM_INT_DIST_BASE);
110 if (node)
111 irq_domain_add_simple(node, INT_GIC_BASE);
112
113 tegra_clk_init_from_table(tegra_dt_clk_init_table);
114
4b91b6fb
SW
115 /*
116 * Finished with the static registrations now; fill in the missing
117 * devices
118 */
119 of_platform_populate(NULL, tegra_dt_match_table,
120 tegra20_auxdata_lookup, NULL);
121
add29e61
PDS
122 for (i = 0; i < ARRAY_SIZE(pinmux_configs); i++) {
123 if (of_machine_is_compatible(pinmux_configs[i].machine)) {
124 pinmux_configs[i].init();
125 break;
126 }
127 }
128
129 WARN(i == ARRAY_SIZE(pinmux_configs),
130 "Unknown platform! Pinmuxing not initialized\n");
8e267f3d
GL
131}
132
133static const char * tegra_dt_board_compat[] = {
a7db2c15 134 "compulab,trimslice",
8e267f3d
GL
135 "nvidia,harmony",
136 "nvidia,seaboard",
add29e61 137 "nvidia,ventana",
8e267f3d
GL
138 NULL
139};
140
141DT_MACHINE_START(TEGRA_DT, "nVidia Tegra (Flattened Device Tree)")
142 .map_io = tegra_map_common_io,
143 .init_early = tegra_init_early,
144 .init_irq = tegra_init_irq,
145 .timer = &tegra_timer,
146 .init_machine = tegra_dt_init,
147 .dt_compat = tegra_dt_board_compat,
148MACHINE_END