]> git.proxmox.com Git - mirror_ubuntu-eoan-kernel.git/blame - arch/arm/mach-ux500/board-mop500.c
Linux 3.7-rc1
[mirror_ubuntu-eoan-kernel.git] / arch / arm / mach-ux500 / board-mop500.c
CommitLineData
ed781d39 1
aa44ef4d
SK
2/*
3 * Copyright (C) 2008-2009 ST-Ericsson
4 *
5 * Author: Srinidhi KASAGAR <srinidhi.kasagar@stericsson.com>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2, as
9 * published by the Free Software Foundation.
10 *
11 */
12#include <linux/kernel.h>
13#include <linux/init.h>
14#include <linux/interrupt.h>
15#include <linux/platform_device.h>
16#include <linux/io.h>
b8410a15 17#include <linux/i2c.h>
af97bace 18#include <linux/platform_data/i2c-nomadik.h>
ea05a57f 19#include <linux/gpio.h>
aa44ef4d
SK
20#include <linux/amba/bus.h>
21#include <linux/amba/pl022.h>
5d7b8467 22#include <linux/amba/serial.h>
aa44ef4d 23#include <linux/spi/spi.h>
ee66e653 24#include <linux/mfd/abx500/ab8500.h>
79568b94 25#include <linux/regulator/ab8500.h>
0b5ea1e2 26#include <linux/regulator/fixed.h>
20406ebf 27#include <linux/mfd/tc3589x.h>
fe67dfc8 28#include <linux/mfd/tps6105x.h>
ee66e653 29#include <linux/mfd/abx500/ab8500-gpio.h>
f242e50e 30#include <linux/mfd/abx500/ab8500-codec.h>
dd7b2a05 31#include <linux/leds-lp5521.h>
a71b819b 32#include <linux/input.h>
350abe03 33#include <linux/smsc911x.h>
a71b819b 34#include <linux/gpio_keys.h>
1a7d4369 35#include <linux/delay.h>
2d334297
AB
36#include <linux/of.h>
37#include <linux/of_platform.h>
350abe03 38#include <linux/leds.h>
a0980660
LW
39#include <linux/pinctrl/consumer.h>
40
aa44ef4d
SK
41#include <asm/mach-types.h>
42#include <asm/mach/arch.h>
bbf5f385 43#include <asm/hardware/gic.h>
aa44ef4d 44
5d7b8467 45#include <plat/ste_dma40.h>
0f332861 46#include <plat/gpio-nomadik.h>
aa44ef4d
SK
47
48#include <mach/hardware.h>
49#include <mach/setup.h>
9e4e7fe1 50#include <mach/devices.h>
29aeb3cf 51#include <mach/irqs.h>
db298da2 52#include <linux/platform_data/crypto-ux500.h>
aa44ef4d 53
5d7b8467 54#include "ste-dma40-db8500.h"
fbf1eadf 55#include "devices-db8500.h"
008f8a2f 56#include "board-mop500.h"
a1e516e3 57#include "board-mop500-regulators.h"
ea05a57f 58
350abe03
RM
59static struct gpio_led snowball_led_array[] = {
60 {
61 .name = "user_led",
c525f071 62 .default_trigger = "heartbeat",
350abe03
RM
63 .gpio = 142,
64 },
65};
66
67static struct gpio_led_platform_data snowball_led_data = {
68 .leds = snowball_led_array,
69 .num_leds = ARRAY_SIZE(snowball_led_array),
70};
71
72static struct platform_device snowball_led_dev = {
73 .name = "leds-gpio",
74 .dev = {
75 .platform_data = &snowball_led_data,
76 },
77};
78
0b5ea1e2
LJ
79static struct fixed_voltage_config snowball_gpio_en_3v3_data = {
80 .supply_name = "EN-3V3",
81 .gpio = SNOWBALL_EN_3V3_ETH_GPIO,
82 .microvolts = 3300000,
83 .enable_high = 1,
84 .init_data = &gpio_en_3v3_regulator,
85 .startup_delay = 5000, /* 1200us */
86};
87
88static struct platform_device snowball_gpio_en_3v3_regulator_dev = {
89 .name = "reg-fixed-voltage",
90 .id = 1,
91 .dev = {
92 .platform_data = &snowball_gpio_en_3v3_data,
93 },
94};
95
3ef374a2 96static struct ab8500_gpio_platform_data ab8500_gpio_pdata = {
a1524eeb 97 .gpio_base = MOP500_AB8500_PIN_GPIO(1),
3ef374a2
BB
98 .irq_base = MOP500_AB8500_VIR_GPIO_IRQ_BASE,
99 /* config_reg is the initial configuration of ab8500 pins.
100 * The pins can be configured as GPIO or alt functions based
101 * on value present in GpioSel1 to GpioSel6 and AlternatFunction
102 * register. This is the array of 7 configuration settings.
103 * One has to compile time decide these settings. Below is the
25985edc 104 * explanation of these setting
3ef374a2
BB
105 * GpioSel1 = 0x00 => Pins GPIO1 to GPIO8 are not used as GPIO
106 * GpioSel2 = 0x1E => Pins GPIO10 to GPIO13 are configured as GPIO
107 * GpioSel3 = 0x80 => Pin GPIO24 is configured as GPIO
108 * GpioSel4 = 0x01 => Pin GPIo25 is configured as GPIO
109 * GpioSel5 = 0x7A => Pins GPIO34, GPIO36 to GPIO39 are conf as GPIO
110 * GpioSel6 = 0x00 => Pins GPIO41 & GPIo42 are not configured as GPIO
111 * AlternaFunction = 0x00 => If Pins GPIO10 to 13 are not configured
112 * as GPIO then this register selectes the alternate fucntions
113 */
114 .config_reg = {0x00, 0x1E, 0x80, 0x01,
115 0x7A, 0x00, 0x00},
116};
117
f242e50e
OL
118/* ab8500-codec */
119static struct ab8500_codec_platform_data ab8500_codec_pdata = {
120 .amics = {
121 .mic1_type = AMIC_TYPE_DIFFERENTIAL,
122 .mic2_type = AMIC_TYPE_DIFFERENTIAL,
123 .mic1a_micbias = AMIC_MICBIAS_VAMIC1,
124 .mic1b_micbias = AMIC_MICBIAS_VAMIC1,
125 .mic2_micbias = AMIC_MICBIAS_VAMIC2
126 },
127 .ear_cmv = EAR_CMV_0_95V
128};
129
350abe03
RM
130static struct gpio_keys_button snowball_key_array[] = {
131 {
132 .gpio = 32,
133 .type = EV_KEY,
134 .code = KEY_1,
135 .desc = "userpb",
136 .active_low = 1,
137 .debounce_interval = 50,
138 .wakeup = 1,
139 },
140 {
141 .gpio = 151,
142 .type = EV_KEY,
143 .code = KEY_2,
144 .desc = "extkb1",
145 .active_low = 1,
146 .debounce_interval = 50,
147 .wakeup = 1,
148 },
149 {
150 .gpio = 152,
151 .type = EV_KEY,
152 .code = KEY_3,
153 .desc = "extkb2",
154 .active_low = 1,
155 .debounce_interval = 50,
156 .wakeup = 1,
157 },
158 {
159 .gpio = 161,
160 .type = EV_KEY,
161 .code = KEY_4,
162 .desc = "extkb3",
163 .active_low = 1,
164 .debounce_interval = 50,
165 .wakeup = 1,
166 },
167 {
168 .gpio = 162,
169 .type = EV_KEY,
170 .code = KEY_5,
171 .desc = "extkb4",
172 .active_low = 1,
173 .debounce_interval = 50,
174 .wakeup = 1,
175 },
176};
177
178static struct gpio_keys_platform_data snowball_key_data = {
179 .buttons = snowball_key_array,
180 .nbuttons = ARRAY_SIZE(snowball_key_array),
181};
182
183static struct platform_device snowball_key_dev = {
184 .name = "gpio-keys",
185 .id = -1,
186 .dev = {
187 .platform_data = &snowball_key_data,
188 }
189};
190
191static struct smsc911x_platform_config snowball_sbnet_cfg = {
192 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_HIGH,
193 .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
194 .flags = SMSC911X_USE_16BIT | SMSC911X_FORCE_INTERNAL_PHY,
195 .shift = 1,
196};
197
198static struct resource sbnet_res[] = {
199 {
200 .name = "smsc911x-memory",
201 .start = (0x5000 << 16),
202 .end = (0x5000 << 16) + 0xffff,
203 .flags = IORESOURCE_MEM,
204 },
205 {
206 .start = NOMADIK_GPIO_TO_IRQ(140),
207 .end = NOMADIK_GPIO_TO_IRQ(140),
208 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHEDGE,
209 },
210};
211
212static struct platform_device snowball_sbnet_dev = {
213 .name = "smsc911x",
214 .num_resources = ARRAY_SIZE(sbnet_res),
215 .resource = sbnet_res,
216 .dev = {
217 .platform_data = &snowball_sbnet_cfg,
218 },
219};
220
39ae702c
RV
221static struct ab8500_platform_data ab8500_platdata = {
222 .irq_base = MOP500_AB8500_IRQ_BASE,
dfa3a824
BJ
223 .regulator_reg_init = ab8500_regulator_reg_init,
224 .num_regulator_reg_init = ARRAY_SIZE(ab8500_regulator_reg_init),
a1e516e3
BJ
225 .regulator = ab8500_regulators,
226 .num_regulator = ARRAY_SIZE(ab8500_regulators),
3ef374a2 227 .gpio = &ab8500_gpio_pdata,
f242e50e 228 .codec = &ab8500_codec_pdata,
39ae702c
RV
229};
230
fe67dfc8
LW
231/*
232 * TPS61052
233 */
234
235static struct tps6105x_platform_data mop500_tps61052_data = {
236 .mode = TPS6105X_MODE_VOLTAGE,
237 .regulator_data = &tps61052_regulator,
238};
239
b8410a15
RV
240/*
241 * TC35892
242 */
243
20406ebf 244static void mop500_tc35892_init(struct tc3589x *tc3589x, unsigned int base)
b8410a15 245{
18403424
LJ
246 struct device *parent = NULL;
247#if 0
248 /* FIXME: Is the sdi actually part of tc3589x? */
249 parent = tc3589x->dev;
250#endif
251 mop500_sdi_tc35892_init(parent);
b8410a15
RV
252}
253
20406ebf 254static struct tc3589x_gpio_platform_data mop500_tc35892_gpio_data = {
b8410a15
RV
255 .gpio_base = MOP500_EGPIO(0),
256 .setup = mop500_tc35892_init,
257};
258
20406ebf 259static struct tc3589x_platform_data mop500_tc35892_data = {
611b7590 260 .block = TC3589x_BLOCK_GPIO,
b8410a15
RV
261 .gpio = &mop500_tc35892_gpio_data,
262 .irq_base = MOP500_EGPIO_IRQ_BASE,
263};
264
dd7b2a05
PL
265static struct lp5521_led_config lp5521_pri_led[] = {
266 [0] = {
267 .chan_nr = 0,
268 .led_current = 0x2f,
269 .max_current = 0x5f,
270 },
271 [1] = {
272 .chan_nr = 1,
273 .led_current = 0x2f,
274 .max_current = 0x5f,
275 },
276 [2] = {
277 .chan_nr = 2,
278 .led_current = 0x2f,
279 .max_current = 0x5f,
280 },
281};
282
283static struct lp5521_platform_data __initdata lp5521_pri_data = {
284 .label = "lp5521_pri",
285 .led_config = &lp5521_pri_led[0],
286 .num_channels = 3,
287 .clock_mode = LP5521_CLOCK_EXT,
288};
289
290static struct lp5521_led_config lp5521_sec_led[] = {
291 [0] = {
292 .chan_nr = 0,
293 .led_current = 0x2f,
294 .max_current = 0x5f,
295 },
296 [1] = {
297 .chan_nr = 1,
298 .led_current = 0x2f,
299 .max_current = 0x5f,
300 },
301 [2] = {
302 .chan_nr = 2,
303 .led_current = 0x2f,
304 .max_current = 0x5f,
305 },
306};
307
308static struct lp5521_platform_data __initdata lp5521_sec_data = {
309 .label = "lp5521_sec",
310 .led_config = &lp5521_sec_led[0],
311 .num_channels = 3,
312 .clock_mode = LP5521_CLOCK_EXT,
313};
314
fe67dfc8 315static struct i2c_board_info __initdata mop500_i2c0_devices[] = {
b8410a15 316 {
20406ebf 317 I2C_BOARD_INFO("tc3589x", 0x42),
dd7b2a05 318 .irq = NOMADIK_GPIO_TO_IRQ(217),
b8410a15
RV
319 .platform_data = &mop500_tc35892_data,
320 },
cf568c58 321 /* I2C0 devices only available prior to HREFv60 */
fe67dfc8
LW
322 {
323 I2C_BOARD_INFO("tps61052", 0x33),
324 .platform_data = &mop500_tps61052_data,
325 },
326};
327
cf568c58
LW
328#define NUM_PRE_V60_I2C0_DEVICES 1
329
dd7b2a05
PL
330static struct i2c_board_info __initdata mop500_i2c2_devices[] = {
331 {
332 /* lp5521 LED driver, 1st device */
333 I2C_BOARD_INFO("lp5521", 0x33),
334 .platform_data = &lp5521_pri_data,
335 },
336 {
337 /* lp5521 LED driver, 2st device */
338 I2C_BOARD_INFO("lp5521", 0x34),
339 .platform_data = &lp5521_sec_data,
340 },
bb3b2187
LJ
341 {
342 /* Light sensor Rohm BH1780GLI */
343 I2C_BOARD_INFO("bh1780", 0x29),
344 },
dd7b2a05
PL
345};
346
18403424 347static void __init mop500_i2c_init(struct device *parent)
fbf1eadf 348{
98582d95
LJ
349 db8500_add_i2c0(parent, NULL);
350 db8500_add_i2c1(parent, NULL);
351 db8500_add_i2c2(parent, NULL);
352 db8500_add_i2c3(parent, NULL);
fbf1eadf 353}
aa44ef4d 354
a71b819b
PL
355static struct gpio_keys_button mop500_gpio_keys[] = {
356 {
357 .desc = "SFH7741 Proximity Sensor",
358 .type = EV_SW,
359 .code = SW_FRONT_PROXIMITY,
a71b819b
PL
360 .active_low = 0,
361 .can_disable = 1,
362 }
363};
364
365static struct regulator *prox_regulator;
366static int mop500_prox_activate(struct device *dev);
367static void mop500_prox_deactivate(struct device *dev);
368
369static struct gpio_keys_platform_data mop500_gpio_keys_data = {
370 .buttons = mop500_gpio_keys,
371 .nbuttons = ARRAY_SIZE(mop500_gpio_keys),
372 .enable = mop500_prox_activate,
373 .disable = mop500_prox_deactivate,
374};
375
376static struct platform_device mop500_gpio_keys_device = {
377 .name = "gpio-keys",
378 .id = 0,
379 .dev = {
380 .platform_data = &mop500_gpio_keys_data,
381 },
382};
383
384static int mop500_prox_activate(struct device *dev)
385{
386 prox_regulator = regulator_get(&mop500_gpio_keys_device.dev,
387 "vcc");
388 if (IS_ERR(prox_regulator)) {
389 dev_err(&mop500_gpio_keys_device.dev,
390 "no regulator\n");
391 return PTR_ERR(prox_regulator);
392 }
393 regulator_enable(prox_regulator);
394 return 0;
395}
396
397static void mop500_prox_deactivate(struct device *dev)
398{
399 regulator_disable(prox_regulator);
400 regulator_put(prox_regulator);
401}
402
585d188f
AW
403static struct cryp_platform_data u8500_cryp1_platform_data = {
404 .mem_to_engine = {
405 .dir = STEDMA40_MEM_TO_PERIPH,
406 .src_dev_type = STEDMA40_DEV_SRC_MEMORY,
407 .dst_dev_type = DB8500_DMA_DEV48_CAC1_TX,
408 .src_info.data_width = STEDMA40_WORD_WIDTH,
409 .dst_info.data_width = STEDMA40_WORD_WIDTH,
410 .mode = STEDMA40_MODE_LOGICAL,
411 .src_info.psize = STEDMA40_PSIZE_LOG_4,
412 .dst_info.psize = STEDMA40_PSIZE_LOG_4,
413 },
414 .engine_to_mem = {
415 .dir = STEDMA40_PERIPH_TO_MEM,
416 .src_dev_type = DB8500_DMA_DEV48_CAC1_RX,
417 .dst_dev_type = STEDMA40_DEV_DST_MEMORY,
418 .src_info.data_width = STEDMA40_WORD_WIDTH,
419 .dst_info.data_width = STEDMA40_WORD_WIDTH,
420 .mode = STEDMA40_MODE_LOGICAL,
421 .src_info.psize = STEDMA40_PSIZE_LOG_4,
422 .dst_info.psize = STEDMA40_PSIZE_LOG_4,
423 }
424};
425
426static struct stedma40_chan_cfg u8500_hash_dma_cfg_tx = {
427 .dir = STEDMA40_MEM_TO_PERIPH,
428 .src_dev_type = STEDMA40_DEV_SRC_MEMORY,
429 .dst_dev_type = DB8500_DMA_DEV50_HAC1_TX,
430 .src_info.data_width = STEDMA40_WORD_WIDTH,
431 .dst_info.data_width = STEDMA40_WORD_WIDTH,
432 .mode = STEDMA40_MODE_LOGICAL,
433 .src_info.psize = STEDMA40_PSIZE_LOG_16,
434 .dst_info.psize = STEDMA40_PSIZE_LOG_16,
435};
436
437static struct hash_platform_data u8500_hash1_platform_data = {
438 .mem_to_engine = &u8500_hash_dma_cfg_tx,
439 .dma_filter = stedma40_filter,
440};
441
d48a41c1 442/* add any platform devices here - TODO */
350abe03 443static struct platform_device *mop500_platform_devs[] __initdata = {
a71b819b 444 &mop500_gpio_keys_device,
d48a41c1
SK
445};
446
5d7b8467
LW
447#ifdef CONFIG_STE_DMA40
448static struct stedma40_chan_cfg ssp0_dma_cfg_rx = {
449 .mode = STEDMA40_MODE_LOGICAL,
450 .dir = STEDMA40_PERIPH_TO_MEM,
451 .src_dev_type = DB8500_DMA_DEV8_SSP0_RX,
452 .dst_dev_type = STEDMA40_DEV_DST_MEMORY,
453 .src_info.data_width = STEDMA40_BYTE_WIDTH,
454 .dst_info.data_width = STEDMA40_BYTE_WIDTH,
455};
456
457static struct stedma40_chan_cfg ssp0_dma_cfg_tx = {
458 .mode = STEDMA40_MODE_LOGICAL,
459 .dir = STEDMA40_MEM_TO_PERIPH,
460 .src_dev_type = STEDMA40_DEV_SRC_MEMORY,
461 .dst_dev_type = DB8500_DMA_DEV8_SSP0_TX,
462 .src_info.data_width = STEDMA40_BYTE_WIDTH,
463 .dst_info.data_width = STEDMA40_BYTE_WIDTH,
464};
465#endif
466
15daf691 467static struct pl022_ssp_controller ssp0_plat = {
5d7b8467
LW
468 .bus_id = 0,
469#ifdef CONFIG_STE_DMA40
470 .enable_dma = 1,
471 .dma_filter = stedma40_filter,
472 .dma_rx_param = &ssp0_dma_cfg_rx,
473 .dma_tx_param = &ssp0_dma_cfg_tx,
474#else
475 .enable_dma = 0,
476#endif
477 /* on this platform, gpio 31,142,144,214 &
478 * 224 are connected as chip selects
479 */
480 .num_chipselect = 5,
481};
482
18403424 483static void __init mop500_spi_init(struct device *parent)
aa44ef4d 484{
15daf691 485 db8500_add_ssp0(parent, &ssp0_plat);
fbf1eadf 486}
aa44ef4d 487
5d7b8467
LW
488#ifdef CONFIG_STE_DMA40
489static struct stedma40_chan_cfg uart0_dma_cfg_rx = {
490 .mode = STEDMA40_MODE_LOGICAL,
491 .dir = STEDMA40_PERIPH_TO_MEM,
492 .src_dev_type = DB8500_DMA_DEV13_UART0_RX,
493 .dst_dev_type = STEDMA40_DEV_DST_MEMORY,
494 .src_info.data_width = STEDMA40_BYTE_WIDTH,
495 .dst_info.data_width = STEDMA40_BYTE_WIDTH,
496};
497
498static struct stedma40_chan_cfg uart0_dma_cfg_tx = {
499 .mode = STEDMA40_MODE_LOGICAL,
500 .dir = STEDMA40_MEM_TO_PERIPH,
501 .src_dev_type = STEDMA40_DEV_SRC_MEMORY,
502 .dst_dev_type = DB8500_DMA_DEV13_UART0_TX,
503 .src_info.data_width = STEDMA40_BYTE_WIDTH,
504 .dst_info.data_width = STEDMA40_BYTE_WIDTH,
505};
506
507static struct stedma40_chan_cfg uart1_dma_cfg_rx = {
508 .mode = STEDMA40_MODE_LOGICAL,
509 .dir = STEDMA40_PERIPH_TO_MEM,
510 .src_dev_type = DB8500_DMA_DEV12_UART1_RX,
511 .dst_dev_type = STEDMA40_DEV_DST_MEMORY,
512 .src_info.data_width = STEDMA40_BYTE_WIDTH,
513 .dst_info.data_width = STEDMA40_BYTE_WIDTH,
514};
515
516static struct stedma40_chan_cfg uart1_dma_cfg_tx = {
517 .mode = STEDMA40_MODE_LOGICAL,
518 .dir = STEDMA40_MEM_TO_PERIPH,
519 .src_dev_type = STEDMA40_DEV_SRC_MEMORY,
520 .dst_dev_type = DB8500_DMA_DEV12_UART1_TX,
521 .src_info.data_width = STEDMA40_BYTE_WIDTH,
522 .dst_info.data_width = STEDMA40_BYTE_WIDTH,
523};
524
525static struct stedma40_chan_cfg uart2_dma_cfg_rx = {
526 .mode = STEDMA40_MODE_LOGICAL,
527 .dir = STEDMA40_PERIPH_TO_MEM,
528 .src_dev_type = DB8500_DMA_DEV11_UART2_RX,
529 .dst_dev_type = STEDMA40_DEV_DST_MEMORY,
530 .src_info.data_width = STEDMA40_BYTE_WIDTH,
531 .dst_info.data_width = STEDMA40_BYTE_WIDTH,
532};
533
534static struct stedma40_chan_cfg uart2_dma_cfg_tx = {
535 .mode = STEDMA40_MODE_LOGICAL,
536 .dir = STEDMA40_MEM_TO_PERIPH,
537 .src_dev_type = STEDMA40_DEV_SRC_MEMORY,
538 .dst_dev_type = DB8500_DMA_DEV11_UART2_TX,
539 .src_info.data_width = STEDMA40_BYTE_WIDTH,
540 .dst_info.data_width = STEDMA40_BYTE_WIDTH,
541};
542#endif
543
544static struct amba_pl011_data uart0_plat = {
545#ifdef CONFIG_STE_DMA40
546 .dma_filter = stedma40_filter,
547 .dma_rx_param = &uart0_dma_cfg_rx,
548 .dma_tx_param = &uart0_dma_cfg_tx,
549#endif
550};
551
552static struct amba_pl011_data uart1_plat = {
553#ifdef CONFIG_STE_DMA40
554 .dma_filter = stedma40_filter,
555 .dma_rx_param = &uart1_dma_cfg_rx,
556 .dma_tx_param = &uart1_dma_cfg_tx,
557#endif
558};
559
560static struct amba_pl011_data uart2_plat = {
561#ifdef CONFIG_STE_DMA40
562 .dma_filter = stedma40_filter,
563 .dma_rx_param = &uart2_dma_cfg_rx,
564 .dma_tx_param = &uart2_dma_cfg_tx,
565#endif
566};
567
18403424 568static void __init mop500_uart_init(struct device *parent)
fbf1eadf 569{
78d80c5a 570 db8500_add_uart0(parent, &uart0_plat);
18403424
LJ
571 db8500_add_uart1(parent, &uart1_plat);
572 db8500_add_uart2(parent, &uart2_plat);
fbf1eadf
RV
573}
574
585d188f
AW
575static void __init u8500_cryp1_hash1_init(struct device *parent)
576{
577 db8500_add_cryp1(parent, &u8500_cryp1_platform_data);
578 db8500_add_hash1(parent, &u8500_hash1_platform_data);
579}
580
350abe03
RM
581static struct platform_device *snowball_platform_devs[] __initdata = {
582 &snowball_led_dev,
583 &snowball_key_dev,
e6fada59 584 &snowball_sbnet_dev,
0b5ea1e2 585 &snowball_gpio_en_3v3_regulator_dev,
350abe03
RM
586};
587
4b4f757c 588static void __init mop500_init_machine(void)
fbf1eadf 589{
18403424 590 struct device *parent = NULL;
cf568c58 591 int i2c0_devs;
b024a0c8 592 int i;
cf568c58 593
110c2c2f
LJ
594 mop500_gpio_keys[0].gpio = GPIO_PROX_SENSOR;
595
ed781d39 596 mop500_pinmaps_init();
3a8e39c9 597 parent = u8500_init_devices(&ab8500_platdata);
110c2c2f 598
b024a0c8
LJ
599 for (i = 0; i < ARRAY_SIZE(mop500_platform_devs); i++)
600 mop500_platform_devs[i]->dev.parent = parent;
601
110c2c2f
LJ
602 platform_add_devices(mop500_platform_devs,
603 ARRAY_SIZE(mop500_platform_devs));
604
18403424
LJ
605 mop500_i2c_init(parent);
606 mop500_sdi_init(parent);
607 mop500_spi_init(parent);
39b740bf 608 mop500_audio_init(parent);
18403424 609 mop500_uart_init(parent);
110c2c2f 610
585d188f
AW
611 u8500_cryp1_hash1_init(parent);
612
110c2c2f
LJ
613 i2c0_devs = ARRAY_SIZE(mop500_i2c0_devices);
614
615 i2c_register_board_info(0, mop500_i2c0_devices, i2c0_devs);
616 i2c_register_board_info(2, mop500_i2c2_devices,
617 ARRAY_SIZE(mop500_i2c2_devices));
618
619 /* This board has full regulator constraints */
620 regulator_has_full_constraints();
fd6948bb
LJ
621
622 mop500_uib_init();
110c2c2f
LJ
623}
624
625static void __init snowball_init_machine(void)
626{
18403424 627 struct device *parent = NULL;
b024a0c8 628 int i;
110c2c2f 629
ed781d39 630 snowball_pinmaps_init();
3a8e39c9 631 parent = u8500_init_devices(&ab8500_platdata);
110c2c2f 632
b024a0c8
LJ
633 for (i = 0; i < ARRAY_SIZE(snowball_platform_devs); i++)
634 snowball_platform_devs[i]->dev.parent = parent;
635
110c2c2f
LJ
636 platform_add_devices(snowball_platform_devs,
637 ARRAY_SIZE(snowball_platform_devs));
638
18403424
LJ
639 mop500_i2c_init(parent);
640 snowball_sdi_init(parent);
641 mop500_spi_init(parent);
39b740bf 642 mop500_audio_init(parent);
18403424 643 mop500_uart_init(parent);
110c2c2f 644
110c2c2f
LJ
645 /* This board has full regulator constraints */
646 regulator_has_full_constraints();
647}
648
649static void __init hrefv60_init_machine(void)
650{
18403424 651 struct device *parent = NULL;
110c2c2f 652 int i2c0_devs;
b024a0c8 653 int i;
110c2c2f 654
4b4f757c
LW
655 /*
656 * The HREFv60 board removed a GPIO expander and routed
657 * all these GPIO pins to the internal GPIO controller
658 * instead.
659 */
110c2c2f 660 mop500_gpio_keys[0].gpio = HREFV60_PROX_SENSE_GPIO;
4b4f757c 661
ed781d39 662 hrefv60_pinmaps_init();
3a8e39c9 663 parent = u8500_init_devices(&ab8500_platdata);
ea05a57f 664
b024a0c8
LJ
665 for (i = 0; i < ARRAY_SIZE(mop500_platform_devs); i++)
666 mop500_platform_devs[i]->dev.parent = parent;
667
110c2c2f
LJ
668 platform_add_devices(mop500_platform_devs,
669 ARRAY_SIZE(mop500_platform_devs));
d48a41c1 670
18403424
LJ
671 mop500_i2c_init(parent);
672 hrefv60_sdi_init(parent);
673 mop500_spi_init(parent);
39b740bf 674 mop500_audio_init(parent);
18403424 675 mop500_uart_init(parent);
008f8a2f 676
cf568c58 677 i2c0_devs = ARRAY_SIZE(mop500_i2c0_devices);
110c2c2f
LJ
678
679 i2c0_devs -= NUM_PRE_V60_I2C0_DEVICES;
cf568c58
LW
680
681 i2c_register_board_info(0, mop500_i2c0_devices, i2c0_devs);
dd7b2a05
PL
682 i2c_register_board_info(2, mop500_i2c2_devices,
683 ARRAY_SIZE(mop500_i2c2_devices));
db24520f
LW
684
685 /* This board has full regulator constraints */
686 regulator_has_full_constraints();
fd6948bb
LJ
687
688 mop500_uib_init();
aa44ef4d
SK
689}
690
691MACHINE_START(U8500, "ST-Ericsson MOP500 platform")
692 /* Maintainer: Srinidhi Kasagar <srinidhi.kasagar@stericsson.com> */
bc77b1aa 693 .atag_offset = 0x100,
5ac21a94 694 .smp = smp_ops(ux500_smp_ops),
aa44ef4d 695 .map_io = u8500_map_io,
178980f9 696 .init_irq = ux500_init_irq,
aa44ef4d 697 /* we re-use nomadik timer here */
41ac329f 698 .timer = &ux500_timer,
bbf5f385 699 .handle_irq = gic_handle_irq,
4b4f757c 700 .init_machine = mop500_init_machine,
a010bc2b 701 .init_late = ux500_init_late,
4b4f757c
LW
702MACHINE_END
703
704MACHINE_START(HREFV60, "ST-Ericsson U8500 Platform HREFv60+")
bc77b1aa 705 .atag_offset = 0x100,
5ac21a94 706 .smp = smp_ops(ux500_smp_ops),
4b4f757c
LW
707 .map_io = u8500_map_io,
708 .init_irq = ux500_init_irq,
709 .timer = &ux500_timer,
bbf5f385 710 .handle_irq = gic_handle_irq,
110c2c2f 711 .init_machine = hrefv60_init_machine,
a010bc2b 712 .init_late = ux500_init_late,
aa44ef4d 713MACHINE_END
350abe03
RM
714
715MACHINE_START(SNOWBALL, "Calao Systems Snowball platform")
bc77b1aa 716 .atag_offset = 0x100,
5ac21a94 717 .smp = smp_ops(ux500_smp_ops),
350abe03
RM
718 .map_io = u8500_map_io,
719 .init_irq = ux500_init_irq,
720 /* we re-use nomadik timer here */
721 .timer = &ux500_timer,
bbf5f385 722 .handle_irq = gic_handle_irq,
110c2c2f 723 .init_machine = snowball_init_machine,
a010bc2b 724 .init_late = ux500_init_late,
350abe03 725MACHINE_END
2d334297
AB
726
727#ifdef CONFIG_MACH_UX500_DT
7e0ce270
LJ
728
729struct of_dev_auxdata u8500_auxdata_lookup[] __initdata = {
96bbf791
LJ
730 /* Requires call-back bindings. */
731 OF_DEV_AUXDATA("arm,cortex-a9-pmu", 0, "arm-pmu", &db8500_pmu_platdata),
513c27f8 732 /* Requires DMA and call-back bindings. */
4905af0e
LJ
733 OF_DEV_AUXDATA("arm,pl011", 0x80120000, "uart0", &uart0_plat),
734 OF_DEV_AUXDATA("arm,pl011", 0x80121000, "uart1", &uart1_plat),
735 OF_DEV_AUXDATA("arm,pl011", 0x80007000, "uart2", &uart2_plat),
513c27f8 736 /* Requires DMA bindings. */
15daf691 737 OF_DEV_AUXDATA("arm,pl022", 0x80002000, "ssp0", &ssp0_plat),
5e1ac7db 738 OF_DEV_AUXDATA("arm,pl18x", 0x80126000, "sdi0", &mop500_sdi0_data),
9cf24b15
LJ
739 OF_DEV_AUXDATA("arm,pl18x", 0x80118000, "sdi1", &mop500_sdi1_data),
740 OF_DEV_AUXDATA("arm,pl18x", 0x80005000, "sdi2", &mop500_sdi2_data),
5e1ac7db 741 OF_DEV_AUXDATA("arm,pl18x", 0x80114000, "sdi4", &mop500_sdi4_data),
513c27f8
LJ
742 /* Requires clock name bindings. */
743 OF_DEV_AUXDATA("st,nomadik-gpio", 0x8012e000, "gpio.0", NULL),
744 OF_DEV_AUXDATA("st,nomadik-gpio", 0x8012e080, "gpio.1", NULL),
745 OF_DEV_AUXDATA("st,nomadik-gpio", 0x8000e000, "gpio.2", NULL),
746 OF_DEV_AUXDATA("st,nomadik-gpio", 0x8000e080, "gpio.3", NULL),
747 OF_DEV_AUXDATA("st,nomadik-gpio", 0x8000e100, "gpio.4", NULL),
748 OF_DEV_AUXDATA("st,nomadik-gpio", 0x8000e180, "gpio.5", NULL),
749 OF_DEV_AUXDATA("st,nomadik-gpio", 0x8011e000, "gpio.6", NULL),
750 OF_DEV_AUXDATA("st,nomadik-gpio", 0x8011e080, "gpio.7", NULL),
751 OF_DEV_AUXDATA("st,nomadik-gpio", 0xa03fe000, "gpio.8", NULL),
079c61e1
LJ
752 OF_DEV_AUXDATA("st,nomadik-i2c", 0x80004000, "nmk-i2c.0", NULL),
753 OF_DEV_AUXDATA("st,nomadik-i2c", 0x80122000, "nmk-i2c.1", NULL),
754 OF_DEV_AUXDATA("st,nomadik-i2c", 0x80128000, "nmk-i2c.2", NULL),
755 OF_DEV_AUXDATA("st,nomadik-i2c", 0x80110000, "nmk-i2c.3", NULL),
756 OF_DEV_AUXDATA("st,nomadik-i2c", 0x8012a000, "nmk-i2c.4", NULL),
2b667a2d
LJ
757 /* Requires device name bindings. */
758 OF_DEV_AUXDATA("stericsson,nmk_pinctrl", 0, "pinctrl-db8500", NULL),
724ebbf4
LJ
759 /* Requires clock name and DMA bindings. */
760 OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80123000,
761 "ux500-msp-i2s.0", &msp0_platform_data),
762 OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80124000,
763 "ux500-msp-i2s.1", &msp1_platform_data),
764 OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80117000,
765 "ux500-msp-i2s.2", &msp2_platform_data),
766 OF_DEV_AUXDATA("stericsson,ux500-msp-i2s", 0x80125000,
767 "ux500-msp-i2s.3", &msp3_platform_data),
7e0ce270
LJ
768 {},
769};
770
2cfaa62d 771static const struct of_device_id u8500_local_bus_nodes[] = {
7e0ce270
LJ
772 /* only create devices below soc node */
773 { .compatible = "stericsson,db8500", },
48a4ea62 774 { .compatible = "stericsson,db8500-prcmu", },
2cfaa62d 775 { .compatible = "simple-bus"},
7e0ce270
LJ
776 { },
777};
778
2d334297
AB
779static void __init u8500_init_machine(void)
780{
7734fed8
AB
781 struct device *parent = NULL;
782 int i2c0_devs;
783 int i;
784
ed781d39
LW
785 /* Pinmaps must be in place before devices register */
786 if (of_machine_is_compatible("st-ericsson,mop500"))
787 mop500_pinmaps_init();
788 else if (of_machine_is_compatible("calaosystems,snowball-a9500"))
789 snowball_pinmaps_init();
790 else if (of_machine_is_compatible("st-ericsson,hrefv60+"))
791 hrefv60_pinmaps_init();
792
f65c1982 793 parent = u8500_of_init_devices();
7734fed8
AB
794
795 for (i = 0; i < ARRAY_SIZE(mop500_platform_devs); i++)
796 mop500_platform_devs[i]->dev.parent = parent;
7734fed8 797
7e0ce270 798 /* automatically probe child nodes of db8500 device */
2cfaa62d 799 of_platform_populate(NULL, u8500_local_bus_nodes, u8500_auxdata_lookup, parent);
7734fed8
AB
800
801 if (of_machine_is_compatible("st-ericsson,mop500")) {
802 mop500_gpio_keys[0].gpio = GPIO_PROX_SENSOR;
7734fed8
AB
803
804 platform_add_devices(mop500_platform_devs,
805 ARRAY_SIZE(mop500_platform_devs));
806
807 mop500_sdi_init(parent);
39b740bf 808 mop500_audio_init(parent);
4809f90a
LJ
809 i2c0_devs = ARRAY_SIZE(mop500_i2c0_devices);
810 i2c_register_board_info(0, mop500_i2c0_devices, i2c0_devs);
811 i2c_register_board_info(2, mop500_i2c2_devices,
812 ARRAY_SIZE(mop500_i2c2_devices));
813
fd6948bb
LJ
814 mop500_uib_init();
815
46a8b983 816 } else if (of_machine_is_compatible("calaosystems,snowball-a9500")) {
39b740bf 817 mop500_of_audio_init(parent);
7734fed8
AB
818 } else if (of_machine_is_compatible("st-ericsson,hrefv60+")) {
819 /*
820 * The HREFv60 board removed a GPIO expander and routed
821 * all these GPIO pins to the internal GPIO controller
822 * instead.
823 */
824 mop500_gpio_keys[0].gpio = HREFV60_PROX_SENSE_GPIO;
7734fed8
AB
825 platform_add_devices(mop500_platform_devs,
826 ARRAY_SIZE(mop500_platform_devs));
827
fd6948bb 828 mop500_uib_init();
7734fed8 829 }
7734fed8 830
7734fed8
AB
831 /* This board has full regulator constraints */
832 regulator_has_full_constraints();
2d334297
AB
833}
834
835static const char * u8500_dt_board_compat[] = {
836 "calaosystems,snowball-a9500",
837 "st-ericsson,hrefv60+",
838 "st-ericsson,u8500",
839 "st-ericsson,mop500",
840 NULL,
841};
842
843
844DT_MACHINE_START(U8500_DT, "ST-Ericsson U8500 platform (Device Tree Support)")
5ac21a94 845 .smp = smp_ops(ux500_smp_ops),
2d334297
AB
846 .map_io = u8500_map_io,
847 .init_irq = ux500_init_irq,
848 /* we re-use nomadik timer here */
849 .timer = &ux500_timer,
850 .handle_irq = gic_handle_irq,
851 .init_machine = u8500_init_machine,
a010bc2b 852 .init_late = ux500_init_late,
2d334297
AB
853 .dt_compat = u8500_dt_board_compat,
854MACHINE_END
855#endif