]> git.proxmox.com Git - mirror_ubuntu-eoan-kernel.git/blame - arch/arm/mach-ux500/devices-db8500.c
Merge tag 'for-3.10-rc1' of git://gitorious.org/linux-pwm/linux-pwm
[mirror_ubuntu-eoan-kernel.git] / arch / arm / mach-ux500 / devices-db8500.c
CommitLineData
9e4e7fe1
RV
1/*
2 * Copyright (C) ST-Ericsson SA 2010
3 *
4 * Author: Rabin Vincent <rabin.vincent@stericsson.com> for ST-Ericsson
5 * License terms: GNU General Public License (GPL) version 2
6 */
7
8#include <linux/kernel.h>
9#include <linux/platform_device.h>
10#include <linux/interrupt.h>
11#include <linux/io.h>
5b1f7ddf 12#include <linux/gpio.h>
9e4e7fe1 13#include <linux/amba/bus.h>
5d7b8467 14#include <linux/amba/pl022.h>
865fab60 15#include <linux/platform_data/dma-ste-dma40.h>
05ec260e 16#include <linux/mfd/dbx500-prcmu.h>
7b8ddb06 17
e657bcf6 18#include "setup.h"
eba52748 19#include "irqs.h"
9e4e7fe1 20
174e7796 21#include "db8500-regs.h"
05ec260e 22#include "devices-db8500.h"
7b8ddb06
LW
23#include "ste-dma40-db8500.h"
24
7b8ddb06
LW
25static struct resource dma40_resources[] = {
26 [0] = {
27 .start = U8500_DMA_BASE,
5aa12e8c 28 .end = U8500_DMA_BASE + SZ_4K - 1,
7b8ddb06 29 .flags = IORESOURCE_MEM,
5aa12e8c 30 .name = "base",
7b8ddb06
LW
31 },
32 [1] = {
33 .start = U8500_DMA_LCPA_BASE,
5aa12e8c 34 .end = U8500_DMA_LCPA_BASE + 2 * SZ_1K - 1,
7b8ddb06 35 .flags = IORESOURCE_MEM,
5aa12e8c 36 .name = "lcpa",
7b8ddb06
LW
37 },
38 [2] = {
6055930c
RV
39 .start = IRQ_DB8500_DMA,
40 .end = IRQ_DB8500_DMA,
5aa12e8c
JA
41 .flags = IORESOURCE_IRQ,
42 }
7b8ddb06
LW
43};
44
45/* Default configuration for physcial memcpy */
46struct stedma40_chan_cfg dma40_memcpy_conf_phy = {
38bdbf02 47 .mode = STEDMA40_MODE_PHYSICAL,
7b8ddb06
LW
48 .dir = STEDMA40_MEM_TO_MEM,
49
7b8ddb06
LW
50 .src_info.data_width = STEDMA40_BYTE_WIDTH,
51 .src_info.psize = STEDMA40_PSIZE_PHY_1,
ef934aea 52 .src_info.flow_ctrl = STEDMA40_NO_FLOW_CTRL,
7b8ddb06 53
7b8ddb06
LW
54 .dst_info.data_width = STEDMA40_BYTE_WIDTH,
55 .dst_info.psize = STEDMA40_PSIZE_PHY_1,
ef934aea 56 .dst_info.flow_ctrl = STEDMA40_NO_FLOW_CTRL,
7b8ddb06
LW
57};
58/* Default configuration for logical memcpy */
59struct stedma40_chan_cfg dma40_memcpy_conf_log = {
7b8ddb06
LW
60 .dir = STEDMA40_MEM_TO_MEM,
61
7b8ddb06
LW
62 .src_info.data_width = STEDMA40_BYTE_WIDTH,
63 .src_info.psize = STEDMA40_PSIZE_LOG_1,
ef934aea 64 .src_info.flow_ctrl = STEDMA40_NO_FLOW_CTRL,
7b8ddb06 65
7b8ddb06
LW
66 .dst_info.data_width = STEDMA40_BYTE_WIDTH,
67 .dst_info.psize = STEDMA40_PSIZE_LOG_1,
ef934aea 68 .dst_info.flow_ctrl = STEDMA40_NO_FLOW_CTRL,
7b8ddb06
LW
69};
70
71/*
72 * Mapping between destination event lines and physical device address.
5d7b8467
LW
73 * The event line is tied to a device and therefore the address is constant.
74 * When the address comes from a primecell it will be configured in runtime
75 * and we set the address to -1 as a placeholder.
7b8ddb06 76 */
6f3f3c3f
MYK
77static const dma_addr_t dma40_tx_map[DB8500_DMA_NR_DEV] = {
78 /* MUSB - these will be runtime-reconfigured */
79 [DB8500_DMA_DEV39_USB_OTG_OEP_8] = -1,
80 [DB8500_DMA_DEV16_USB_OTG_OEP_7_15] = -1,
81 [DB8500_DMA_DEV17_USB_OTG_OEP_6_14] = -1,
82 [DB8500_DMA_DEV18_USB_OTG_OEP_5_13] = -1,
83 [DB8500_DMA_DEV19_USB_OTG_OEP_4_12] = -1,
84 [DB8500_DMA_DEV36_USB_OTG_OEP_3_11] = -1,
85 [DB8500_DMA_DEV37_USB_OTG_OEP_2_10] = -1,
86 [DB8500_DMA_DEV38_USB_OTG_OEP_1_9] = -1,
5d7b8467
LW
87 /* PrimeCells - run-time configured */
88 [DB8500_DMA_DEV0_SPI0_TX] = -1,
89 [DB8500_DMA_DEV1_SD_MMC0_TX] = -1,
90 [DB8500_DMA_DEV2_SD_MMC1_TX] = -1,
91 [DB8500_DMA_DEV3_SD_MMC2_TX] = -1,
92 [DB8500_DMA_DEV8_SSP0_TX] = -1,
93 [DB8500_DMA_DEV9_SSP1_TX] = -1,
94 [DB8500_DMA_DEV11_UART2_TX] = -1,
95 [DB8500_DMA_DEV12_UART1_TX] = -1,
96 [DB8500_DMA_DEV13_UART0_TX] = -1,
97 [DB8500_DMA_DEV28_SD_MM2_TX] = -1,
98 [DB8500_DMA_DEV29_SD_MM0_TX] = -1,
99 [DB8500_DMA_DEV32_SD_MM1_TX] = -1,
100 [DB8500_DMA_DEV33_SPI2_TX] = -1,
101 [DB8500_DMA_DEV35_SPI1_TX] = -1,
102 [DB8500_DMA_DEV40_SPI3_TX] = -1,
103 [DB8500_DMA_DEV41_SD_MM3_TX] = -1,
104 [DB8500_DMA_DEV42_SD_MM4_TX] = -1,
105 [DB8500_DMA_DEV43_SD_MM5_TX] = -1,
f629a7ae
OL
106 [DB8500_DMA_DEV14_MSP2_TX] = U8500_MSP2_BASE + MSP_TX_RX_REG_OFFSET,
107 [DB8500_DMA_DEV30_MSP1_TX] = U8500_MSP1_BASE + MSP_TX_RX_REG_OFFSET,
108 [DB8500_DMA_DEV31_MSP0_TX_SLIM0_CH0_TX] = U8500_MSP0_BASE + MSP_TX_RX_REG_OFFSET,
585d188f
AW
109 [DB8500_DMA_DEV48_CAC1_TX] = U8500_CRYP1_BASE + CRYP1_TX_REG_OFFSET,
110 [DB8500_DMA_DEV50_HAC1_TX] = U8500_HASH1_BASE + HASH1_TX_REG_OFFSET,
6f3f3c3f 111};
7b8ddb06
LW
112
113/* Mapping between source event lines and physical device address */
6f3f3c3f
MYK
114static const dma_addr_t dma40_rx_map[DB8500_DMA_NR_DEV] = {
115 /* MUSB - these will be runtime-reconfigured */
116 [DB8500_DMA_DEV39_USB_OTG_IEP_8] = -1,
117 [DB8500_DMA_DEV16_USB_OTG_IEP_7_15] = -1,
118 [DB8500_DMA_DEV17_USB_OTG_IEP_6_14] = -1,
119 [DB8500_DMA_DEV18_USB_OTG_IEP_5_13] = -1,
120 [DB8500_DMA_DEV19_USB_OTG_IEP_4_12] = -1,
121 [DB8500_DMA_DEV36_USB_OTG_IEP_3_11] = -1,
122 [DB8500_DMA_DEV37_USB_OTG_IEP_2_10] = -1,
123 [DB8500_DMA_DEV38_USB_OTG_IEP_1_9] = -1,
5d7b8467
LW
124 /* PrimeCells */
125 [DB8500_DMA_DEV0_SPI0_RX] = -1,
126 [DB8500_DMA_DEV1_SD_MMC0_RX] = -1,
127 [DB8500_DMA_DEV2_SD_MMC1_RX] = -1,
128 [DB8500_DMA_DEV3_SD_MMC2_RX] = -1,
129 [DB8500_DMA_DEV8_SSP0_RX] = -1,
130 [DB8500_DMA_DEV9_SSP1_RX] = -1,
131 [DB8500_DMA_DEV11_UART2_RX] = -1,
132 [DB8500_DMA_DEV12_UART1_RX] = -1,
133 [DB8500_DMA_DEV13_UART0_RX] = -1,
134 [DB8500_DMA_DEV28_SD_MM2_RX] = -1,
135 [DB8500_DMA_DEV29_SD_MM0_RX] = -1,
136 [DB8500_DMA_DEV32_SD_MM1_RX] = -1,
137 [DB8500_DMA_DEV33_SPI2_RX] = -1,
138 [DB8500_DMA_DEV35_SPI1_RX] = -1,
139 [DB8500_DMA_DEV40_SPI3_RX] = -1,
140 [DB8500_DMA_DEV41_SD_MM3_RX] = -1,
141 [DB8500_DMA_DEV42_SD_MM4_RX] = -1,
142 [DB8500_DMA_DEV43_SD_MM5_RX] = -1,
f629a7ae
OL
143 [DB8500_DMA_DEV14_MSP2_RX] = U8500_MSP2_BASE + MSP_TX_RX_REG_OFFSET,
144 [DB8500_DMA_DEV30_MSP3_RX] = U8500_MSP3_BASE + MSP_TX_RX_REG_OFFSET,
145 [DB8500_DMA_DEV31_MSP0_RX_SLIM0_CH0_RX] = U8500_MSP0_BASE + MSP_TX_RX_REG_OFFSET,
585d188f 146 [DB8500_DMA_DEV48_CAC1_RX] = U8500_CRYP1_BASE + CRYP1_RX_REG_OFFSET,
6f3f3c3f 147};
7b8ddb06
LW
148
149/* Reserved event lines for memcpy only */
150static int dma40_memcpy_event[] = {
1d7e3565
RV
151 DB8500_DMA_MEMCPY_TX_0,
152 DB8500_DMA_MEMCPY_TX_1,
153 DB8500_DMA_MEMCPY_TX_2,
154 DB8500_DMA_MEMCPY_TX_3,
155 DB8500_DMA_MEMCPY_TX_4,
156 DB8500_DMA_MEMCPY_TX_5,
7b8ddb06
LW
157};
158
159static struct stedma40_platform_data dma40_plat_data = {
1d7e3565 160 .dev_len = DB8500_DMA_NR_DEV,
7b8ddb06
LW
161 .dev_rx = dma40_rx_map,
162 .dev_tx = dma40_tx_map,
163 .memcpy = dma40_memcpy_event,
164 .memcpy_len = ARRAY_SIZE(dma40_memcpy_event),
165 .memcpy_conf_phy = &dma40_memcpy_conf_phy,
166 .memcpy_conf_log = &dma40_memcpy_conf_log,
59516725 167 .disabled_channels = {-1},
7b8ddb06
LW
168};
169
170struct platform_device u8500_dma40_device = {
171 .dev = {
172 .platform_data = &dma40_plat_data,
173 },
174 .name = "dma40",
175 .id = 0,
176 .num_resources = ARRAY_SIZE(dma40_resources),
177 .resource = dma40_resources
178};
179
4c61c845
SI
180struct resource keypad_resources[] = {
181 [0] = {
182 .start = U8500_SKE_BASE,
183 .end = U8500_SKE_BASE + SZ_4K - 1,
184 .flags = IORESOURCE_MEM,
185 },
186 [1] = {
187 .start = IRQ_DB8500_KB,
188 .end = IRQ_DB8500_KB,
189 .flags = IORESOURCE_IRQ,
190 },
191};
192
e43abe6f 193struct platform_device u8500_ske_keypad_device = {
4c61c845
SI
194 .name = "nmk-ske-keypad",
195 .id = -1,
196 .num_resources = ARRAY_SIZE(keypad_resources),
197 .resource = keypad_resources,
198};
05ec260e
LW
199
200struct prcmu_pdata db8500_prcmu_pdata = {
201 .ab_platdata = &ab8500_platdata,
55b175d7
AB
202 .ab_irq = IRQ_DB8500_AB8500,
203 .irq_base = IRQ_PRCMU_BASE,
05ec260e
LW
204 .version_offset = DB8500_PRCMU_FW_VERSION_OFFSET,
205 .legacy_offset = DB8500_PRCMU_LEGACY_OFFSET,
206};
207
208static struct resource db8500_prcmu_res[] = {
209 {
210 .name = "prcmu",
211 .start = U8500_PRCMU_BASE,
212 .end = U8500_PRCMU_BASE + SZ_8K - 1,
213 .flags = IORESOURCE_MEM,
214 },
215 {
216 .name = "prcmu-tcdm",
217 .start = U8500_PRCMU_TCDM_BASE,
218 .end = U8500_PRCMU_TCDM_BASE + SZ_4K - 1,
219 .flags = IORESOURCE_MEM,
220 },
221 {
222 .name = "irq",
223 .start = IRQ_DB8500_PRCMU1,
224 .end = IRQ_DB8500_PRCMU1,
225 .flags = IORESOURCE_IRQ,
226 },
227 {
228 .name = "prcmu-tcpm",
229 .start = U8500_PRCMU_TCPM_BASE,
230 .end = U8500_PRCMU_TCPM_BASE + SZ_4K - 1,
231 .flags = IORESOURCE_MEM,
232 },
233};
234
235struct platform_device db8500_prcmu_device = {
236 .name = "db8500-prcmu",
237 .resource = db8500_prcmu_res,
238 .num_resources = ARRAY_SIZE(db8500_prcmu_res),
239 .dev = {
240 .platform_data = &db8500_prcmu_pdata,
241 },
242};