]>
Commit | Line | Data |
---|---|---|
bbe88886 CM |
1 | /* |
2 | * linux/arch/arm/mm/proc-v7.S | |
3 | * | |
4 | * Copyright (C) 2001 Deep Blue Solutions Ltd. | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | * | |
10 | * This is the "shell" of the ARMv7 processor support. | |
11 | */ | |
12 | #include <linux/linkage.h> | |
13 | #include <asm/assembler.h> | |
14 | #include <asm/asm-offsets.h> | |
5ec9407d | 15 | #include <asm/hwcap.h> |
bbe88886 CM |
16 | #include <asm/pgtable-hwdef.h> |
17 | #include <asm/pgtable.h> | |
18 | ||
19 | #include "proc-macros.S" | |
20 | ||
21 | #define TTB_C (1 << 0) | |
22 | #define TTB_S (1 << 1) | |
73b63efa JC |
23 | #define TTB_RGN_NC (0 << 3) |
24 | #define TTB_RGN_OC_WBWA (1 << 3) | |
bbe88886 CM |
25 | #define TTB_RGN_OC_WT (2 << 3) |
26 | #define TTB_RGN_OC_WB (3 << 3) | |
27 | ||
73b63efa JC |
28 | #ifndef CONFIG_SMP |
29 | #define TTB_FLAGS TTB_C|TTB_RGN_OC_WB @ mark PTWs cacheable, outer WB | |
30 | #else | |
31 | #define TTB_FLAGS TTB_C|TTB_S|TTB_RGN_OC_WBWA @ mark PTWs cacheable and shared, outer WBWA | |
32 | #endif | |
33 | ||
bbe88886 CM |
34 | ENTRY(cpu_v7_proc_init) |
35 | mov pc, lr | |
93ed3970 | 36 | ENDPROC(cpu_v7_proc_init) |
bbe88886 CM |
37 | |
38 | ENTRY(cpu_v7_proc_fin) | |
39 | mov pc, lr | |
93ed3970 | 40 | ENDPROC(cpu_v7_proc_fin) |
bbe88886 CM |
41 | |
42 | /* | |
43 | * cpu_v7_reset(loc) | |
44 | * | |
45 | * Perform a soft reset of the system. Put the CPU into the | |
46 | * same state as it would be if it had been reset, and branch | |
47 | * to what would be the reset vector. | |
48 | * | |
49 | * - loc - location to jump to for soft reset | |
50 | * | |
51 | * It is assumed that: | |
52 | */ | |
53 | .align 5 | |
54 | ENTRY(cpu_v7_reset) | |
55 | mov pc, r0 | |
93ed3970 | 56 | ENDPROC(cpu_v7_reset) |
bbe88886 CM |
57 | |
58 | /* | |
59 | * cpu_v7_do_idle() | |
60 | * | |
61 | * Idle the processor (eg, wait for interrupt). | |
62 | * | |
63 | * IRQs are already disabled. | |
64 | */ | |
65 | ENTRY(cpu_v7_do_idle) | |
8553cb67 | 66 | dsb @ WFI may enter a low-power mode |
000b5025 | 67 | wfi |
bbe88886 | 68 | mov pc, lr |
93ed3970 | 69 | ENDPROC(cpu_v7_do_idle) |
bbe88886 CM |
70 | |
71 | ENTRY(cpu_v7_dcache_clean_area) | |
72 | #ifndef TLB_CAN_READ_FROM_L1_CACHE | |
73 | dcache_line_size r2, r3 | |
74 | 1: mcr p15, 0, r0, c7, c10, 1 @ clean D entry | |
75 | add r0, r0, r2 | |
76 | subs r1, r1, r2 | |
77 | bhi 1b | |
78 | dsb | |
79 | #endif | |
80 | mov pc, lr | |
93ed3970 | 81 | ENDPROC(cpu_v7_dcache_clean_area) |
bbe88886 CM |
82 | |
83 | /* | |
84 | * cpu_v7_switch_mm(pgd_phys, tsk) | |
85 | * | |
86 | * Set the translation table base pointer to be pgd_phys | |
87 | * | |
88 | * - pgd_phys - physical address of new TTB | |
89 | * | |
90 | * It is assumed that: | |
91 | * - we are not using split page tables | |
92 | */ | |
93 | ENTRY(cpu_v7_switch_mm) | |
2eb8c82b | 94 | #ifdef CONFIG_MMU |
bbe88886 CM |
95 | mov r2, #0 |
96 | ldr r1, [r1, #MM_CONTEXT_ID] @ get mm->context.id | |
73b63efa | 97 | orr r0, r0, #TTB_FLAGS |
7ce236fc CM |
98 | #ifdef CONFIG_ARM_ERRATA_430973 |
99 | mcr p15, 0, r2, c7, c5, 6 @ flush BTAC/BTB | |
100 | #endif | |
bbe88886 CM |
101 | mcr p15, 0, r2, c13, c0, 1 @ set reserved context ID |
102 | isb | |
103 | 1: mcr p15, 0, r0, c2, c0, 0 @ set TTB 0 | |
104 | isb | |
105 | mcr p15, 0, r1, c13, c0, 1 @ set context ID | |
106 | isb | |
2eb8c82b | 107 | #endif |
bbe88886 | 108 | mov pc, lr |
93ed3970 | 109 | ENDPROC(cpu_v7_switch_mm) |
bbe88886 CM |
110 | |
111 | /* | |
112 | * cpu_v7_set_pte_ext(ptep, pte) | |
113 | * | |
114 | * Set a level 2 translation table entry. | |
115 | * | |
116 | * - ptep - pointer to level 2 translation table entry | |
117 | * (hardware version is stored at -1024 bytes) | |
118 | * - pte - PTE value to store | |
119 | * - ext - value for extended PTE bits | |
bbe88886 CM |
120 | */ |
121 | ENTRY(cpu_v7_set_pte_ext) | |
2eb8c82b | 122 | #ifdef CONFIG_MMU |
bbe88886 CM |
123 | str r1, [r0], #-2048 @ linux version |
124 | ||
125 | bic r3, r1, #0x000003f0 | |
3f69c0c1 | 126 | bic r3, r3, #PTE_TYPE_MASK |
bbe88886 CM |
127 | orr r3, r3, r2 |
128 | orr r3, r3, #PTE_EXT_AP0 | 2 | |
129 | ||
b1cce6b1 | 130 | tst r1, #1 << 4 |
3f69c0c1 RK |
131 | orrne r3, r3, #PTE_EXT_TEX(1) |
132 | ||
bbe88886 CM |
133 | tst r1, #L_PTE_WRITE |
134 | tstne r1, #L_PTE_DIRTY | |
135 | orreq r3, r3, #PTE_EXT_APX | |
136 | ||
137 | tst r1, #L_PTE_USER | |
138 | orrne r3, r3, #PTE_EXT_AP1 | |
139 | tstne r3, #PTE_EXT_APX | |
140 | bicne r3, r3, #PTE_EXT_APX | PTE_EXT_AP0 | |
141 | ||
bbe88886 CM |
142 | tst r1, #L_PTE_EXEC |
143 | orreq r3, r3, #PTE_EXT_XN | |
144 | ||
3f69c0c1 RK |
145 | tst r1, #L_PTE_YOUNG |
146 | tstne r1, #L_PTE_PRESENT | |
bbe88886 CM |
147 | moveq r3, #0 |
148 | ||
149 | str r3, [r0] | |
150 | mcr p15, 0, r0, c7, c10, 1 @ flush_pte | |
2eb8c82b | 151 | #endif |
bbe88886 | 152 | mov pc, lr |
93ed3970 | 153 | ENDPROC(cpu_v7_set_pte_ext) |
bbe88886 CM |
154 | |
155 | cpu_v7_name: | |
156 | .ascii "ARMv7 Processor" | |
157 | .align | |
158 | ||
159 | .section ".text.init", #alloc, #execinstr | |
160 | ||
161 | /* | |
162 | * __v7_setup | |
163 | * | |
164 | * Initialise TLB, Caches, and MMU state ready to switch the MMU | |
165 | * on. Return in r0 the new CP15 C1 control register setting. | |
166 | * | |
167 | * We automatically detect if we have a Harvard cache, and use the | |
168 | * Harvard cache control instructions insead of the unified cache | |
169 | * control instructions. | |
170 | * | |
171 | * This should be able to cover all ARMv7 cores. | |
172 | * | |
173 | * It is assumed that: | |
174 | * - cache type register is implemented | |
175 | */ | |
176 | __v7_setup: | |
73b63efa JC |
177 | #ifdef CONFIG_SMP |
178 | mrc p15, 0, r0, c1, c0, 1 @ Enable SMP/nAMP mode | |
179 | orr r0, r0, #(0x1 << 6) | |
180 | mcr p15, 0, r0, c1, c0, 1 | |
181 | #endif | |
bbe88886 CM |
182 | adr r12, __v7_setup_stack @ the local stack |
183 | stmia r12, {r0-r5, r7, r9, r11, lr} | |
184 | bl v7_flush_dcache_all | |
185 | ldmia r12, {r0-r5, r7, r9, r11, lr} | |
7ce236fc CM |
186 | #ifdef CONFIG_ARM_ERRATA_430973 |
187 | mrc p15, 0, r10, c1, c0, 1 @ read aux control register | |
188 | orr r10, r10, #(1 << 6) @ set IBE to 1 | |
189 | mcr p15, 0, r10, c1, c0, 1 @ write aux control register | |
855c551f CM |
190 | #endif |
191 | #ifdef CONFIG_ARM_ERRATA_458693 | |
192 | mrc p15, 0, r10, c1, c0, 1 @ read aux control register | |
193 | orr r10, r10, #(1 << 5) @ set L1NEON to 1 | |
194 | orr r10, r10, #(1 << 9) @ set PLDNOP to 1 | |
195 | mcr p15, 0, r10, c1, c0, 1 @ write aux control register | |
7ce236fc | 196 | #endif |
bbe88886 CM |
197 | mov r10, #0 |
198 | #ifdef HARVARD_CACHE | |
199 | mcr p15, 0, r10, c7, c5, 0 @ I+BTB cache invalidate | |
200 | #endif | |
201 | dsb | |
2eb8c82b | 202 | #ifdef CONFIG_MMU |
bbe88886 CM |
203 | mcr p15, 0, r10, c8, c7, 0 @ invalidate I + D TLBs |
204 | mcr p15, 0, r10, c2, c0, 2 @ TTB control register | |
73b63efa | 205 | orr r4, r4, #TTB_FLAGS |
bbe88886 CM |
206 | mcr p15, 0, r4, c2, c0, 1 @ load TTB1 |
207 | mov r10, #0x1f @ domains 0, 1 = manager | |
208 | mcr p15, 0, r10, c3, c0, 0 @ load domain access register | |
2eb8c82b | 209 | #endif |
f80a3bb2 CM |
210 | ldr r5, =0xff0aa1a8 |
211 | ldr r6, =0x40e040e0 | |
3f69c0c1 RK |
212 | mcr p15, 0, r5, c10, c2, 0 @ write PRRR |
213 | mcr p15, 0, r6, c10, c2, 1 @ write NMRR | |
2eb8c82b CM |
214 | adr r5, v7_crval |
215 | ldmia r5, {r5, r6} | |
216 | mrc p15, 0, r0, c1, c0, 0 @ read control register | |
217 | bic r0, r0, r5 @ clear bits them | |
218 | orr r0, r0, r6 @ set them | |
bbe88886 | 219 | mov pc, lr @ return to head.S:__ret |
93ed3970 | 220 | ENDPROC(__v7_setup) |
bbe88886 | 221 | |
b1cce6b1 RK |
222 | /* AT |
223 | * TFR EV X F I D LR | |
224 | * .EEE ..EE PUI. .T.T 4RVI ZFRS BLDP WCAM | |
225 | * rxxx rrxx xxx0 0101 xxxx xxxx x111 xxxx < forced | |
226 | * 1 0 110 0011 1.00 .111 1101 < we want | |
bbe88886 | 227 | */ |
2eb8c82b CM |
228 | .type v7_crval, #object |
229 | v7_crval: | |
3f69c0c1 | 230 | crval clear=0x0120c302, mmuset=0x10c0387d, ucset=0x00c0187c |
bbe88886 CM |
231 | |
232 | __v7_setup_stack: | |
233 | .space 4 * 11 @ 11 registers | |
234 | ||
235 | .type v7_processor_functions, #object | |
236 | ENTRY(v7_processor_functions) | |
237 | .word v7_early_abort | |
4a1fd556 | 238 | .word pabort_ifar |
bbe88886 CM |
239 | .word cpu_v7_proc_init |
240 | .word cpu_v7_proc_fin | |
241 | .word cpu_v7_reset | |
242 | .word cpu_v7_do_idle | |
243 | .word cpu_v7_dcache_clean_area | |
244 | .word cpu_v7_switch_mm | |
245 | .word cpu_v7_set_pte_ext | |
246 | .size v7_processor_functions, . - v7_processor_functions | |
247 | ||
248 | .type cpu_arch_name, #object | |
249 | cpu_arch_name: | |
250 | .asciz "armv7" | |
251 | .size cpu_arch_name, . - cpu_arch_name | |
252 | ||
253 | .type cpu_elf_name, #object | |
254 | cpu_elf_name: | |
255 | .asciz "v7" | |
256 | .size cpu_elf_name, . - cpu_elf_name | |
257 | .align | |
258 | ||
259 | .section ".proc.info.init", #alloc, #execinstr | |
260 | ||
261 | /* | |
262 | * Match any ARMv7 processor core. | |
263 | */ | |
264 | .type __v7_proc_info, #object | |
265 | __v7_proc_info: | |
266 | .long 0x000f0000 @ Required ID value | |
267 | .long 0x000f0000 @ Mask for ID | |
268 | .long PMD_TYPE_SECT | \ | |
269 | PMD_SECT_BUFFERABLE | \ | |
270 | PMD_SECT_CACHEABLE | \ | |
271 | PMD_SECT_AP_WRITE | \ | |
272 | PMD_SECT_AP_READ | |
273 | .long PMD_TYPE_SECT | \ | |
274 | PMD_SECT_XN | \ | |
275 | PMD_SECT_AP_WRITE | \ | |
276 | PMD_SECT_AP_READ | |
277 | b __v7_setup | |
278 | .long cpu_arch_name | |
279 | .long cpu_elf_name | |
280 | .long HWCAP_SWP|HWCAP_HALF|HWCAP_THUMB|HWCAP_FAST_MULT|HWCAP_EDSP | |
281 | .long cpu_v7_name | |
282 | .long v7_processor_functions | |
2ccdd1e7 | 283 | .long v7wbi_tlb_fns |
bbe88886 CM |
284 | .long v6_user_fns |
285 | .long v7_cache_fns | |
286 | .size __v7_proc_info, . - __v7_proc_info |