]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - arch/arm/plat-mxc/include/mach/common.h
ARM: exynos: use machine specific hook for late init
[mirror_ubuntu-artful-kernel.git] / arch / arm / plat-mxc / include / mach / common.h
CommitLineData
52c543f9
QJ
1/*
2 * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
3 */
4
5/*
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10
11#ifndef __ASM_ARCH_MXC_COMMON_H__
12#define __ASM_ARCH_MXC_COMMON_H__
13
282b13d0 14struct platform_device;
30c730f8 15struct clk;
a1f1c7ef 16enum mxc_cpu_pwr_mode;
282b13d0 17
cd4a05f9
SH
18extern void mx1_map_io(void);
19extern void mx21_map_io(void);
8c25c36f 20extern void mx25_map_io(void);
cd4a05f9
SH
21extern void mx27_map_io(void);
22extern void mx31_map_io(void);
23extern void mx35_map_io(void);
3d5a44be 24extern void mx50_map_io(void);
a329b48c 25extern void mx51_map_io(void);
c0abefd3 26extern void mx53_map_io(void);
3dac2196
UKK
27extern void imx1_init_early(void);
28extern void imx21_init_early(void);
29extern void imx25_init_early(void);
30extern void imx27_init_early(void);
97976e22
UKK
31extern void imx31_init_early(void);
32extern void imx35_init_early(void);
33extern void imx50_init_early(void);
ab130421
UKK
34extern void imx51_init_early(void);
35extern void imx53_init_early(void);
c5aa0ad0 36extern void mxc_init_irq(void __iomem *);
a003708a 37extern void tzic_init_irq(void __iomem *);
c5aa0ad0
SH
38extern void mx1_init_irq(void);
39extern void mx21_init_irq(void);
8c25c36f 40extern void mx25_init_irq(void);
c5aa0ad0
SH
41extern void mx27_init_irq(void);
42extern void mx31_init_irq(void);
43extern void mx35_init_irq(void);
3d5a44be 44extern void mx50_init_irq(void);
a329b48c 45extern void mx51_init_irq(void);
c0abefd3 46extern void mx53_init_irq(void);
b78d8e59
SG
47extern void imx1_soc_init(void);
48extern void imx21_soc_init(void);
49extern void imx25_soc_init(void);
50extern void imx27_soc_init(void);
51extern void imx31_soc_init(void);
52extern void imx35_soc_init(void);
53extern void imx50_soc_init(void);
54extern void imx51_soc_init(void);
55extern void imx53_soc_init(void);
f2b8901d 56extern void epit_timer_init(struct clk *timer_clk, void __iomem *base, int irq);
8db5d1a6 57extern void mxc_timer_init(struct clk *timer_clk, void __iomem *, int);
30c730f8 58extern int mx1_clocks_init(unsigned long fref);
aa3b0a6f 59extern int mx21_clocks_init(unsigned long lref, unsigned long fref);
fadc0956 60extern int mx25_clocks_init(void);
30c730f8
SH
61extern int mx27_clocks_init(unsigned long fref);
62extern int mx31_clocks_init(unsigned long fref);
2cb536d1 63extern int mx35_clocks_init(void);
a329b48c
AK
64extern int mx51_clocks_init(unsigned long ckil, unsigned long osc,
65 unsigned long ckih1, unsigned long ckih2);
c0abefd3
DN
66extern int mx53_clocks_init(unsigned long ckil, unsigned long osc,
67 unsigned long ckih1, unsigned long ckih2);
9f0749e3 68extern int mx27_clocks_init_dt(void);
9daaf31a 69extern int mx51_clocks_init_dt(void);
73d2b4cd 70extern int mx53_clocks_init_dt(void);
13eed989 71extern int mx6q_clocks_init(void);
e7fc6ae7 72extern struct platform_device *mxc_register_gpio(char *name, int id,
b78d8e59 73 resource_size_t iobase, resource_size_t iosize, int irq, int irq_high);
198016e1 74extern void mxc_set_cpu_type(unsigned int type);
65ea7884 75extern void mxc_restart(char, const char *);
be124c94 76extern void mxc_arch_reset_init(void __iomem *);
c0abefd3 77extern int mx53_revision(void);
2d95378b 78extern int mx53_display_revision(void);
bb07d751 79extern void imx_set_aips(void __iomem *);
73d2b4cd 80
41e7daf2
SG
81enum mxc_cpu_pwr_mode {
82 WAIT_CLOCKED, /* wfi only */
83 WAIT_UNCLOCKED, /* WAIT */
84 WAIT_UNCLOCKED_POWER_OFF, /* WAIT + SRPG */
85 STOP_POWER_ON, /* just STOP */
86 STOP_POWER_OFF, /* STOP + SRPG */
87};
88
3ac804e3
FE
89enum mx3_cpu_pwr_mode {
90 MX3_RUN,
91 MX3_WAIT,
92 MX3_DOZE,
93 MX3_SLEEP,
94};
95
96extern void mx3_cpu_lp_set(enum mx3_cpu_pwr_mode mode);
41e7daf2 97extern void mx5_cpu_lp_set(enum mxc_cpu_pwr_mode mode);
059e58f6 98extern void imx_print_silicon_rev(const char *cpu, int srev);
b6de943b
SH
99
100void avic_handle_irq(struct pt_regs *);
58a92600 101void tzic_handle_irq(struct pt_regs *);
b6de943b
SH
102
103#define imx1_handle_irq avic_handle_irq
104#define imx21_handle_irq avic_handle_irq
105#define imx25_handle_irq avic_handle_irq
106#define imx27_handle_irq avic_handle_irq
107#define imx31_handle_irq avic_handle_irq
108#define imx35_handle_irq avic_handle_irq
58a92600
SH
109#define imx50_handle_irq tzic_handle_irq
110#define imx51_handle_irq tzic_handle_irq
111#define imx53_handle_irq tzic_handle_irq
fea9fe83 112#define imx6q_handle_irq gic_handle_irq
b6de943b 113
69c31b7a
SG
114extern void imx_enable_cpu(int cpu, bool enable);
115extern void imx_set_cpu_jump(int cpu, void *jump_addr);
13eed989
SG
116#ifdef CONFIG_DEBUG_LL
117extern void imx_lluart_map_io(void);
118#else
119static inline void imx_lluart_map_io(void) {}
120#endif
a1f1c7ef
SG
121extern void v7_cpu_resume(void);
122extern u32 *pl310_get_save_ptr(void);
69c31b7a
SG
123#ifdef CONFIG_SMP
124extern void v7_secondary_startup(void);
13eed989 125extern void imx_scu_map_io(void);
a1f1c7ef 126extern void imx_smp_prepare(void);
13eed989
SG
127#else
128static inline void imx_scu_map_io(void) {}
a1f1c7ef 129static inline void imx_smp_prepare(void) {}
69c31b7a 130#endif
13eed989
SG
131extern void imx_enable_cpu(int cpu, bool enable);
132extern void imx_set_cpu_jump(int cpu, void *jump_addr);
133extern void imx_src_init(void);
0575fb75 134extern void imx_src_prepare_restart(void);
13eed989 135extern void imx_gpc_init(void);
a1f1c7ef
SG
136extern void imx_gpc_pre_suspend(void);
137extern void imx_gpc_post_resume(void);
9daaf31a 138extern void imx51_babbage_common_init(void);
73d2b4cd
SG
139extern void imx53_ard_common_init(void);
140extern void imx53_evk_common_init(void);
141extern void imx53_qsb_common_init(void);
142extern void imx53_smd_common_init(void);
a1f1c7ef 143extern int imx6q_set_lpm(enum mxc_cpu_pwr_mode mode);
f475058f 144extern void imx6q_clock_map_io(void);
46ec1b26
EM
145
146#ifdef CONFIG_PM
147extern void imx6q_pm_init(void);
148#else
149static inline void imx6q_pm_init(void) {}
150#endif
151
52c543f9 152#endif