]>
Commit | Line | Data |
---|---|---|
5e1c5ff4 TL |
1 | /* |
2 | * linux/arch/arm/plat-omap/dma.c | |
3 | * | |
97b7f715 | 4 | * Copyright (C) 2003 - 2008 Nokia Corporation |
96de0e25 | 5 | * Author: Juha Yrjölä <juha.yrjola@nokia.com> |
5e1c5ff4 TL |
6 | * DMA channel linking for 1610 by Samuel Ortiz <samuel.ortiz@nokia.com> |
7 | * Graphics DMA and LCD DMA graphics tranformations | |
8 | * by Imre Deak <imre.deak@nokia.com> | |
f8151e5c | 9 | * OMAP2/3 support Copyright (C) 2004-2007 Texas Instruments, Inc. |
1a8bfa1e | 10 | * Merged to support both OMAP1 and OMAP2 by Tony Lindgren <tony@atomide.com> |
5e1c5ff4 TL |
11 | * Some functions based on earlier dma-omap.c Copyright (C) 2001 RidgeRun, Inc. |
12 | * | |
44169075 SS |
13 | * Copyright (C) 2009 Texas Instruments |
14 | * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com> | |
15 | * | |
5e1c5ff4 TL |
16 | * Support functions for the OMAP internal DMA channels. |
17 | * | |
f31cc962 MK |
18 | * Copyright (C) 2010 Texas Instruments Incorporated - http://www.ti.com/ |
19 | * Converted DMA library into DMA platform driver. | |
20 | * - G, Manjunath Kondaiah <manjugk@ti.com> | |
21 | * | |
5e1c5ff4 TL |
22 | * This program is free software; you can redistribute it and/or modify |
23 | * it under the terms of the GNU General Public License version 2 as | |
24 | * published by the Free Software Foundation. | |
25 | * | |
26 | */ | |
27 | ||
28 | #include <linux/module.h> | |
29 | #include <linux/init.h> | |
30 | #include <linux/sched.h> | |
31 | #include <linux/spinlock.h> | |
32 | #include <linux/errno.h> | |
33 | #include <linux/interrupt.h> | |
418ca1f0 | 34 | #include <linux/irq.h> |
97b7f715 | 35 | #include <linux/io.h> |
5a0e3ad6 | 36 | #include <linux/slab.h> |
0e4905c0 | 37 | #include <linux/delay.h> |
5e1c5ff4 | 38 | |
45c3eb7d | 39 | #include <linux/omap-dma.h> |
5e1c5ff4 | 40 | |
bc4d8b5f PW |
41 | /* |
42 | * MAX_LOGICAL_DMA_CH_COUNT: the maximum number of logical DMA | |
43 | * channels that an instance of the SDMA IP block can support. Used | |
44 | * to size arrays. (The actual maximum on a particular SoC may be less | |
45 | * than this -- for example, OMAP1 SDMA instances only support 17 logical | |
46 | * DMA channels.) | |
47 | */ | |
48 | #define MAX_LOGICAL_DMA_CH_COUNT 32 | |
49 | ||
f8151e5c AG |
50 | #undef DEBUG |
51 | ||
52 | #ifndef CONFIG_ARCH_OMAP1 | |
53 | enum { DMA_CH_ALLOC_DONE, DMA_CH_PARAMS_SET_DONE, DMA_CH_STARTED, | |
54 | DMA_CH_QUEUED, DMA_CH_NOTSTARTED, DMA_CH_PAUSED, DMA_CH_LINK_ENABLED | |
55 | }; | |
56 | ||
57 | enum { DMA_CHAIN_STARTED, DMA_CHAIN_NOTSTARTED }; | |
1a8bfa1e | 58 | #endif |
5e1c5ff4 | 59 | |
97b7f715 | 60 | #define OMAP_DMA_ACTIVE 0x01 |
4fb699b4 | 61 | #define OMAP2_DMA_CSR_CLEAR_MASK 0xffffffff |
5e1c5ff4 | 62 | |
97b7f715 | 63 | #define OMAP_FUNC_MUX_ARM_BASE (0xfffe1000 + 0xec) |
5e1c5ff4 | 64 | |
f31cc962 MK |
65 | static struct omap_system_dma_plat_info *p; |
66 | static struct omap_dma_dev_attr *d; | |
67 | ||
97b7f715 | 68 | static int enable_1510_mode; |
d3c9be2f | 69 | static u32 errata; |
5e1c5ff4 | 70 | |
f2d11858 TK |
71 | static struct omap_dma_global_context_registers { |
72 | u32 dma_irqenable_l0; | |
73 | u32 dma_ocp_sysconfig; | |
74 | u32 dma_gcr; | |
75 | } omap_dma_global_context; | |
76 | ||
f8151e5c AG |
77 | struct dma_link_info { |
78 | int *linked_dmach_q; | |
79 | int no_of_lchs_linked; | |
80 | ||
81 | int q_count; | |
82 | int q_tail; | |
83 | int q_head; | |
84 | ||
85 | int chain_state; | |
86 | int chain_mode; | |
87 | ||
88 | }; | |
89 | ||
4d96372e TL |
90 | static struct dma_link_info *dma_linked_lch; |
91 | ||
92 | #ifndef CONFIG_ARCH_OMAP1 | |
f8151e5c AG |
93 | |
94 | /* Chain handling macros */ | |
95 | #define OMAP_DMA_CHAIN_QINIT(chain_id) \ | |
96 | do { \ | |
97 | dma_linked_lch[chain_id].q_head = \ | |
98 | dma_linked_lch[chain_id].q_tail = \ | |
99 | dma_linked_lch[chain_id].q_count = 0; \ | |
100 | } while (0) | |
101 | #define OMAP_DMA_CHAIN_QFULL(chain_id) \ | |
102 | (dma_linked_lch[chain_id].no_of_lchs_linked == \ | |
103 | dma_linked_lch[chain_id].q_count) | |
104 | #define OMAP_DMA_CHAIN_QLAST(chain_id) \ | |
105 | do { \ | |
106 | ((dma_linked_lch[chain_id].no_of_lchs_linked-1) == \ | |
107 | dma_linked_lch[chain_id].q_count) \ | |
108 | } while (0) | |
109 | #define OMAP_DMA_CHAIN_QEMPTY(chain_id) \ | |
110 | (0 == dma_linked_lch[chain_id].q_count) | |
111 | #define __OMAP_DMA_CHAIN_INCQ(end) \ | |
112 | ((end) = ((end)+1) % dma_linked_lch[chain_id].no_of_lchs_linked) | |
113 | #define OMAP_DMA_CHAIN_INCQHEAD(chain_id) \ | |
114 | do { \ | |
115 | __OMAP_DMA_CHAIN_INCQ(dma_linked_lch[chain_id].q_head); \ | |
116 | dma_linked_lch[chain_id].q_count--; \ | |
117 | } while (0) | |
118 | ||
119 | #define OMAP_DMA_CHAIN_INCQTAIL(chain_id) \ | |
120 | do { \ | |
121 | __OMAP_DMA_CHAIN_INCQ(dma_linked_lch[chain_id].q_tail); \ | |
122 | dma_linked_lch[chain_id].q_count++; \ | |
123 | } while (0) | |
124 | #endif | |
4d96372e TL |
125 | |
126 | static int dma_lch_count; | |
5e1c5ff4 | 127 | static int dma_chan_count; |
2263f022 | 128 | static int omap_dma_reserve_channels; |
5e1c5ff4 TL |
129 | |
130 | static spinlock_t dma_chan_lock; | |
4d96372e | 131 | static struct omap_dma_lch *dma_chan; |
5e1c5ff4 | 132 | |
f8151e5c AG |
133 | static inline void disable_lnk(int lch); |
134 | static void omap_disable_channel_irq(int lch); | |
135 | static inline void omap_enable_channel_irq(int lch); | |
136 | ||
1a8bfa1e | 137 | #define REVISIT_24XX() printk(KERN_ERR "FIXME: no %s on 24xx\n", \ |
8e86f427 | 138 | __func__); |
1a8bfa1e TL |
139 | |
140 | #ifdef CONFIG_ARCH_OMAP15XX | |
141 | /* Returns 1 if the DMA module is in OMAP1510-compatible mode, 0 otherwise */ | |
c7767582 | 142 | static int omap_dma_in_1510_mode(void) |
1a8bfa1e TL |
143 | { |
144 | return enable_1510_mode; | |
145 | } | |
146 | #else | |
147 | #define omap_dma_in_1510_mode() 0 | |
148 | #endif | |
149 | ||
150 | #ifdef CONFIG_ARCH_OMAP1 | |
5e1c5ff4 TL |
151 | static inline int get_gdma_dev(int req) |
152 | { | |
153 | u32 reg = OMAP_FUNC_MUX_ARM_BASE + ((req - 1) / 5) * 4; | |
154 | int shift = ((req - 1) % 5) * 6; | |
155 | ||
156 | return ((omap_readl(reg) >> shift) & 0x3f) + 1; | |
157 | } | |
158 | ||
159 | static inline void set_gdma_dev(int req, int dev) | |
160 | { | |
161 | u32 reg = OMAP_FUNC_MUX_ARM_BASE + ((req - 1) / 5) * 4; | |
162 | int shift = ((req - 1) % 5) * 6; | |
163 | u32 l; | |
164 | ||
165 | l = omap_readl(reg); | |
166 | l &= ~(0x3f << shift); | |
167 | l |= (dev - 1) << shift; | |
168 | omap_writel(l, reg); | |
169 | } | |
1a8bfa1e TL |
170 | #else |
171 | #define set_gdma_dev(req, dev) do {} while (0) | |
2c799cef TL |
172 | #define omap_readl(reg) 0 |
173 | #define omap_writel(val, reg) do {} while (0) | |
1a8bfa1e | 174 | #endif |
5e1c5ff4 | 175 | |
54b693d4 | 176 | #ifdef CONFIG_ARCH_OMAP1 |
709eb3e5 | 177 | void omap_set_dma_priority(int lch, int dst_port, int priority) |
5e1c5ff4 TL |
178 | { |
179 | unsigned long reg; | |
180 | u32 l; | |
181 | ||
82809601 | 182 | if (dma_omap1()) { |
709eb3e5 TL |
183 | switch (dst_port) { |
184 | case OMAP_DMA_PORT_OCP_T1: /* FFFECC00 */ | |
185 | reg = OMAP_TC_OCPT1_PRIOR; | |
186 | break; | |
187 | case OMAP_DMA_PORT_OCP_T2: /* FFFECCD0 */ | |
188 | reg = OMAP_TC_OCPT2_PRIOR; | |
189 | break; | |
190 | case OMAP_DMA_PORT_EMIFF: /* FFFECC08 */ | |
191 | reg = OMAP_TC_EMIFF_PRIOR; | |
192 | break; | |
193 | case OMAP_DMA_PORT_EMIFS: /* FFFECC04 */ | |
194 | reg = OMAP_TC_EMIFS_PRIOR; | |
195 | break; | |
196 | default: | |
197 | BUG(); | |
198 | return; | |
199 | } | |
200 | l = omap_readl(reg); | |
201 | l &= ~(0xf << 8); | |
202 | l |= (priority & 0xf) << 8; | |
203 | omap_writel(l, reg); | |
204 | } | |
54b693d4 TL |
205 | } |
206 | #endif | |
709eb3e5 | 207 | |
54b693d4 TL |
208 | #ifdef CONFIG_ARCH_OMAP2PLUS |
209 | void omap_set_dma_priority(int lch, int dst_port, int priority) | |
210 | { | |
211 | u32 ccr; | |
212 | ||
213 | ccr = p->dma_read(CCR, lch); | |
214 | if (priority) | |
215 | ccr |= (1 << 6); | |
216 | else | |
217 | ccr &= ~(1 << 6); | |
218 | p->dma_write(ccr, CCR, lch); | |
5e1c5ff4 | 219 | } |
54b693d4 | 220 | #endif |
97b7f715 | 221 | EXPORT_SYMBOL(omap_set_dma_priority); |
5e1c5ff4 TL |
222 | |
223 | void omap_set_dma_transfer_params(int lch, int data_type, int elem_count, | |
1a8bfa1e TL |
224 | int frame_count, int sync_mode, |
225 | int dma_trigger, int src_or_dst_synch) | |
5e1c5ff4 | 226 | { |
0499bdeb TL |
227 | u32 l; |
228 | ||
f31cc962 | 229 | l = p->dma_read(CSDP, lch); |
0499bdeb TL |
230 | l &= ~0x03; |
231 | l |= data_type; | |
f31cc962 | 232 | p->dma_write(l, CSDP, lch); |
5e1c5ff4 | 233 | |
82809601 | 234 | if (dma_omap1()) { |
0499bdeb TL |
235 | u16 ccr; |
236 | ||
f31cc962 | 237 | ccr = p->dma_read(CCR, lch); |
0499bdeb | 238 | ccr &= ~(1 << 5); |
1a8bfa1e | 239 | if (sync_mode == OMAP_DMA_SYNC_FRAME) |
0499bdeb | 240 | ccr |= 1 << 5; |
f31cc962 | 241 | p->dma_write(ccr, CCR, lch); |
1a8bfa1e | 242 | |
f31cc962 | 243 | ccr = p->dma_read(CCR2, lch); |
0499bdeb | 244 | ccr &= ~(1 << 2); |
1a8bfa1e | 245 | if (sync_mode == OMAP_DMA_SYNC_BLOCK) |
0499bdeb | 246 | ccr |= 1 << 2; |
f31cc962 | 247 | p->dma_write(ccr, CCR2, lch); |
1a8bfa1e TL |
248 | } |
249 | ||
82809601 | 250 | if (dma_omap2plus() && dma_trigger) { |
0499bdeb | 251 | u32 val; |
1a8bfa1e | 252 | |
f31cc962 | 253 | val = p->dma_read(CCR, lch); |
4b3cf448 AG |
254 | |
255 | /* DMA_SYNCHRO_CONTROL_UPPER depends on the channel number */ | |
72a1179e | 256 | val &= ~((1 << 23) | (3 << 19) | 0x1f); |
4b3cf448 AG |
257 | val |= (dma_trigger & ~0x1f) << 14; |
258 | val |= dma_trigger & 0x1f; | |
5e1c5ff4 | 259 | |
1a8bfa1e TL |
260 | if (sync_mode & OMAP_DMA_SYNC_FRAME) |
261 | val |= 1 << 5; | |
eca9e56e PU |
262 | else |
263 | val &= ~(1 << 5); | |
5e1c5ff4 | 264 | |
1a8bfa1e TL |
265 | if (sync_mode & OMAP_DMA_SYNC_BLOCK) |
266 | val |= 1 << 18; | |
eca9e56e PU |
267 | else |
268 | val &= ~(1 << 18); | |
5e1c5ff4 | 269 | |
72a1179e SO |
270 | if (src_or_dst_synch == OMAP_DMA_DST_SYNC_PREFETCH) { |
271 | val &= ~(1 << 24); /* dest synch */ | |
272 | val |= (1 << 23); /* Prefetch */ | |
273 | } else if (src_or_dst_synch) { | |
1a8bfa1e | 274 | val |= 1 << 24; /* source synch */ |
72a1179e | 275 | } else { |
1a8bfa1e | 276 | val &= ~(1 << 24); /* dest synch */ |
72a1179e | 277 | } |
f31cc962 | 278 | p->dma_write(val, CCR, lch); |
1a8bfa1e TL |
279 | } |
280 | ||
f31cc962 MK |
281 | p->dma_write(elem_count, CEN, lch); |
282 | p->dma_write(frame_count, CFN, lch); | |
5e1c5ff4 | 283 | } |
97b7f715 | 284 | EXPORT_SYMBOL(omap_set_dma_transfer_params); |
1a8bfa1e | 285 | |
5e1c5ff4 TL |
286 | void omap_set_dma_color_mode(int lch, enum omap_dma_color_mode mode, u32 color) |
287 | { | |
5e1c5ff4 TL |
288 | BUG_ON(omap_dma_in_1510_mode()); |
289 | ||
82809601 | 290 | if (dma_omap1()) { |
0815f8ea | 291 | u16 w; |
1a8bfa1e | 292 | |
f31cc962 | 293 | w = p->dma_read(CCR2, lch); |
0815f8ea TV |
294 | w &= ~0x03; |
295 | ||
296 | switch (mode) { | |
297 | case OMAP_DMA_CONSTANT_FILL: | |
298 | w |= 0x01; | |
299 | break; | |
300 | case OMAP_DMA_TRANSPARENT_COPY: | |
301 | w |= 0x02; | |
302 | break; | |
303 | case OMAP_DMA_COLOR_DIS: | |
304 | break; | |
305 | default: | |
306 | BUG(); | |
307 | } | |
f31cc962 | 308 | p->dma_write(w, CCR2, lch); |
0815f8ea | 309 | |
f31cc962 | 310 | w = p->dma_read(LCH_CTRL, lch); |
0815f8ea TV |
311 | w &= ~0x0f; |
312 | /* Default is channel type 2D */ | |
313 | if (mode) { | |
f31cc962 | 314 | p->dma_write(color, COLOR, lch); |
0815f8ea TV |
315 | w |= 1; /* Channel type G */ |
316 | } | |
f31cc962 | 317 | p->dma_write(w, LCH_CTRL, lch); |
5e1c5ff4 | 318 | } |
0815f8ea | 319 | |
82809601 | 320 | if (dma_omap2plus()) { |
0815f8ea TV |
321 | u32 val; |
322 | ||
f31cc962 | 323 | val = p->dma_read(CCR, lch); |
0815f8ea TV |
324 | val &= ~((1 << 17) | (1 << 16)); |
325 | ||
326 | switch (mode) { | |
327 | case OMAP_DMA_CONSTANT_FILL: | |
328 | val |= 1 << 16; | |
329 | break; | |
330 | case OMAP_DMA_TRANSPARENT_COPY: | |
331 | val |= 1 << 17; | |
332 | break; | |
333 | case OMAP_DMA_COLOR_DIS: | |
334 | break; | |
335 | default: | |
336 | BUG(); | |
337 | } | |
f31cc962 | 338 | p->dma_write(val, CCR, lch); |
0815f8ea TV |
339 | |
340 | color &= 0xffffff; | |
f31cc962 | 341 | p->dma_write(color, COLOR, lch); |
5e1c5ff4 | 342 | } |
5e1c5ff4 | 343 | } |
97b7f715 | 344 | EXPORT_SYMBOL(omap_set_dma_color_mode); |
5e1c5ff4 | 345 | |
709eb3e5 TL |
346 | void omap_set_dma_write_mode(int lch, enum omap_dma_write_mode mode) |
347 | { | |
82809601 | 348 | if (dma_omap2plus()) { |
0499bdeb TL |
349 | u32 csdp; |
350 | ||
f31cc962 | 351 | csdp = p->dma_read(CSDP, lch); |
0499bdeb TL |
352 | csdp &= ~(0x3 << 16); |
353 | csdp |= (mode << 16); | |
f31cc962 | 354 | p->dma_write(csdp, CSDP, lch); |
709eb3e5 TL |
355 | } |
356 | } | |
97b7f715 | 357 | EXPORT_SYMBOL(omap_set_dma_write_mode); |
709eb3e5 | 358 | |
0499bdeb TL |
359 | void omap_set_dma_channel_mode(int lch, enum omap_dma_channel_mode mode) |
360 | { | |
82809601 | 361 | if (dma_omap1() && !dma_omap15xx()) { |
0499bdeb TL |
362 | u32 l; |
363 | ||
f31cc962 | 364 | l = p->dma_read(LCH_CTRL, lch); |
0499bdeb TL |
365 | l &= ~0x7; |
366 | l |= mode; | |
f31cc962 | 367 | p->dma_write(l, LCH_CTRL, lch); |
0499bdeb TL |
368 | } |
369 | } | |
370 | EXPORT_SYMBOL(omap_set_dma_channel_mode); | |
371 | ||
1a8bfa1e | 372 | /* Note that src_port is only for omap1 */ |
5e1c5ff4 | 373 | void omap_set_dma_src_params(int lch, int src_port, int src_amode, |
1a8bfa1e TL |
374 | unsigned long src_start, |
375 | int src_ei, int src_fi) | |
5e1c5ff4 | 376 | { |
97b7f715 TL |
377 | u32 l; |
378 | ||
82809601 | 379 | if (dma_omap1()) { |
0499bdeb | 380 | u16 w; |
1a8bfa1e | 381 | |
f31cc962 | 382 | w = p->dma_read(CSDP, lch); |
0499bdeb TL |
383 | w &= ~(0x1f << 2); |
384 | w |= src_port << 2; | |
f31cc962 | 385 | p->dma_write(w, CSDP, lch); |
97b7f715 | 386 | } |
1a8bfa1e | 387 | |
f31cc962 | 388 | l = p->dma_read(CCR, lch); |
97b7f715 TL |
389 | l &= ~(0x03 << 12); |
390 | l |= src_amode << 12; | |
f31cc962 | 391 | p->dma_write(l, CCR, lch); |
0499bdeb | 392 | |
f31cc962 | 393 | p->dma_write(src_start, CSSA, lch); |
5e1c5ff4 | 394 | |
f31cc962 MK |
395 | p->dma_write(src_ei, CSEI, lch); |
396 | p->dma_write(src_fi, CSFI, lch); | |
1a8bfa1e | 397 | } |
97b7f715 | 398 | EXPORT_SYMBOL(omap_set_dma_src_params); |
5e1c5ff4 | 399 | |
97b7f715 | 400 | void omap_set_dma_params(int lch, struct omap_dma_channel_params *params) |
1a8bfa1e TL |
401 | { |
402 | omap_set_dma_transfer_params(lch, params->data_type, | |
403 | params->elem_count, params->frame_count, | |
404 | params->sync_mode, params->trigger, | |
405 | params->src_or_dst_synch); | |
406 | omap_set_dma_src_params(lch, params->src_port, | |
407 | params->src_amode, params->src_start, | |
408 | params->src_ei, params->src_fi); | |
409 | ||
410 | omap_set_dma_dest_params(lch, params->dst_port, | |
411 | params->dst_amode, params->dst_start, | |
412 | params->dst_ei, params->dst_fi); | |
f8151e5c AG |
413 | if (params->read_prio || params->write_prio) |
414 | omap_dma_set_prio_lch(lch, params->read_prio, | |
415 | params->write_prio); | |
5e1c5ff4 | 416 | } |
97b7f715 | 417 | EXPORT_SYMBOL(omap_set_dma_params); |
5e1c5ff4 TL |
418 | |
419 | void omap_set_dma_src_index(int lch, int eidx, int fidx) | |
420 | { | |
82809601 | 421 | if (dma_omap2plus()) |
1a8bfa1e | 422 | return; |
97b7f715 | 423 | |
f31cc962 MK |
424 | p->dma_write(eidx, CSEI, lch); |
425 | p->dma_write(fidx, CSFI, lch); | |
5e1c5ff4 | 426 | } |
97b7f715 | 427 | EXPORT_SYMBOL(omap_set_dma_src_index); |
5e1c5ff4 TL |
428 | |
429 | void omap_set_dma_src_data_pack(int lch, int enable) | |
430 | { | |
0499bdeb TL |
431 | u32 l; |
432 | ||
f31cc962 | 433 | l = p->dma_read(CSDP, lch); |
0499bdeb | 434 | l &= ~(1 << 6); |
1a8bfa1e | 435 | if (enable) |
0499bdeb | 436 | l |= (1 << 6); |
f31cc962 | 437 | p->dma_write(l, CSDP, lch); |
5e1c5ff4 | 438 | } |
97b7f715 | 439 | EXPORT_SYMBOL(omap_set_dma_src_data_pack); |
5e1c5ff4 TL |
440 | |
441 | void omap_set_dma_src_burst_mode(int lch, enum omap_dma_burst_mode burst_mode) | |
442 | { | |
6dc3c8f2 | 443 | unsigned int burst = 0; |
0499bdeb TL |
444 | u32 l; |
445 | ||
f31cc962 | 446 | l = p->dma_read(CSDP, lch); |
0499bdeb | 447 | l &= ~(0x03 << 7); |
5e1c5ff4 | 448 | |
5e1c5ff4 TL |
449 | switch (burst_mode) { |
450 | case OMAP_DMA_DATA_BURST_DIS: | |
451 | break; | |
452 | case OMAP_DMA_DATA_BURST_4: | |
82809601 | 453 | if (dma_omap2plus()) |
6dc3c8f2 KP |
454 | burst = 0x1; |
455 | else | |
456 | burst = 0x2; | |
5e1c5ff4 TL |
457 | break; |
458 | case OMAP_DMA_DATA_BURST_8: | |
82809601 | 459 | if (dma_omap2plus()) { |
6dc3c8f2 KP |
460 | burst = 0x2; |
461 | break; | |
462 | } | |
ea221a6a | 463 | /* |
464 | * not supported by current hardware on OMAP1 | |
5e1c5ff4 TL |
465 | * w |= (0x03 << 7); |
466 | * fall through | |
467 | */ | |
6dc3c8f2 | 468 | case OMAP_DMA_DATA_BURST_16: |
82809601 | 469 | if (dma_omap2plus()) { |
6dc3c8f2 KP |
470 | burst = 0x3; |
471 | break; | |
472 | } | |
ea221a6a | 473 | /* |
474 | * OMAP1 don't support burst 16 | |
6dc3c8f2 KP |
475 | * fall through |
476 | */ | |
5e1c5ff4 TL |
477 | default: |
478 | BUG(); | |
479 | } | |
0499bdeb TL |
480 | |
481 | l |= (burst << 7); | |
f31cc962 | 482 | p->dma_write(l, CSDP, lch); |
5e1c5ff4 | 483 | } |
97b7f715 | 484 | EXPORT_SYMBOL(omap_set_dma_src_burst_mode); |
5e1c5ff4 | 485 | |
1a8bfa1e | 486 | /* Note that dest_port is only for OMAP1 */ |
5e1c5ff4 | 487 | void omap_set_dma_dest_params(int lch, int dest_port, int dest_amode, |
1a8bfa1e TL |
488 | unsigned long dest_start, |
489 | int dst_ei, int dst_fi) | |
5e1c5ff4 | 490 | { |
0499bdeb TL |
491 | u32 l; |
492 | ||
82809601 | 493 | if (dma_omap1()) { |
f31cc962 | 494 | l = p->dma_read(CSDP, lch); |
0499bdeb TL |
495 | l &= ~(0x1f << 9); |
496 | l |= dest_port << 9; | |
f31cc962 | 497 | p->dma_write(l, CSDP, lch); |
1a8bfa1e | 498 | } |
5e1c5ff4 | 499 | |
f31cc962 | 500 | l = p->dma_read(CCR, lch); |
0499bdeb TL |
501 | l &= ~(0x03 << 14); |
502 | l |= dest_amode << 14; | |
f31cc962 | 503 | p->dma_write(l, CCR, lch); |
5e1c5ff4 | 504 | |
f31cc962 | 505 | p->dma_write(dest_start, CDSA, lch); |
5e1c5ff4 | 506 | |
f31cc962 MK |
507 | p->dma_write(dst_ei, CDEI, lch); |
508 | p->dma_write(dst_fi, CDFI, lch); | |
5e1c5ff4 | 509 | } |
97b7f715 | 510 | EXPORT_SYMBOL(omap_set_dma_dest_params); |
5e1c5ff4 TL |
511 | |
512 | void omap_set_dma_dest_index(int lch, int eidx, int fidx) | |
513 | { | |
82809601 | 514 | if (dma_omap2plus()) |
1a8bfa1e | 515 | return; |
97b7f715 | 516 | |
f31cc962 MK |
517 | p->dma_write(eidx, CDEI, lch); |
518 | p->dma_write(fidx, CDFI, lch); | |
5e1c5ff4 | 519 | } |
97b7f715 | 520 | EXPORT_SYMBOL(omap_set_dma_dest_index); |
5e1c5ff4 TL |
521 | |
522 | void omap_set_dma_dest_data_pack(int lch, int enable) | |
523 | { | |
0499bdeb TL |
524 | u32 l; |
525 | ||
f31cc962 | 526 | l = p->dma_read(CSDP, lch); |
0499bdeb | 527 | l &= ~(1 << 13); |
1a8bfa1e | 528 | if (enable) |
0499bdeb | 529 | l |= 1 << 13; |
f31cc962 | 530 | p->dma_write(l, CSDP, lch); |
5e1c5ff4 | 531 | } |
97b7f715 | 532 | EXPORT_SYMBOL(omap_set_dma_dest_data_pack); |
5e1c5ff4 TL |
533 | |
534 | void omap_set_dma_dest_burst_mode(int lch, enum omap_dma_burst_mode burst_mode) | |
535 | { | |
6dc3c8f2 | 536 | unsigned int burst = 0; |
0499bdeb TL |
537 | u32 l; |
538 | ||
f31cc962 | 539 | l = p->dma_read(CSDP, lch); |
0499bdeb | 540 | l &= ~(0x03 << 14); |
5e1c5ff4 | 541 | |
5e1c5ff4 TL |
542 | switch (burst_mode) { |
543 | case OMAP_DMA_DATA_BURST_DIS: | |
544 | break; | |
545 | case OMAP_DMA_DATA_BURST_4: | |
82809601 | 546 | if (dma_omap2plus()) |
6dc3c8f2 KP |
547 | burst = 0x1; |
548 | else | |
549 | burst = 0x2; | |
5e1c5ff4 TL |
550 | break; |
551 | case OMAP_DMA_DATA_BURST_8: | |
82809601 | 552 | if (dma_omap2plus()) |
6dc3c8f2 KP |
553 | burst = 0x2; |
554 | else | |
555 | burst = 0x3; | |
5e1c5ff4 | 556 | break; |
6dc3c8f2 | 557 | case OMAP_DMA_DATA_BURST_16: |
82809601 | 558 | if (dma_omap2plus()) { |
6dc3c8f2 KP |
559 | burst = 0x3; |
560 | break; | |
561 | } | |
ea221a6a | 562 | /* |
563 | * OMAP1 don't support burst 16 | |
6dc3c8f2 KP |
564 | * fall through |
565 | */ | |
5e1c5ff4 TL |
566 | default: |
567 | printk(KERN_ERR "Invalid DMA burst mode\n"); | |
568 | BUG(); | |
569 | return; | |
570 | } | |
0499bdeb | 571 | l |= (burst << 14); |
f31cc962 | 572 | p->dma_write(l, CSDP, lch); |
5e1c5ff4 | 573 | } |
97b7f715 | 574 | EXPORT_SYMBOL(omap_set_dma_dest_burst_mode); |
5e1c5ff4 | 575 | |
1a8bfa1e | 576 | static inline void omap_enable_channel_irq(int lch) |
5e1c5ff4 | 577 | { |
7ff879db | 578 | /* Clear CSR */ |
82809601 | 579 | if (dma_omap1()) |
bedfb7ad OM |
580 | p->dma_read(CSR, lch); |
581 | else | |
f31cc962 | 582 | p->dma_write(OMAP2_DMA_CSR_CLEAR_MASK, CSR, lch); |
1a8bfa1e | 583 | |
5e1c5ff4 | 584 | /* Enable some nice interrupts. */ |
f31cc962 | 585 | p->dma_write(dma_chan[lch].enabled_irqs, CICR, lch); |
5e1c5ff4 TL |
586 | } |
587 | ||
bedfb7ad | 588 | static inline void omap_disable_channel_irq(int lch) |
5e1c5ff4 | 589 | { |
bedfb7ad OM |
590 | /* disable channel interrupts */ |
591 | p->dma_write(0, CICR, lch); | |
592 | /* Clear CSR */ | |
82809601 | 593 | if (dma_omap1()) |
bedfb7ad OM |
594 | p->dma_read(CSR, lch); |
595 | else | |
596 | p->dma_write(OMAP2_DMA_CSR_CLEAR_MASK, CSR, lch); | |
1a8bfa1e TL |
597 | } |
598 | ||
599 | void omap_enable_dma_irq(int lch, u16 bits) | |
600 | { | |
601 | dma_chan[lch].enabled_irqs |= bits; | |
602 | } | |
97b7f715 | 603 | EXPORT_SYMBOL(omap_enable_dma_irq); |
5e1c5ff4 | 604 | |
1a8bfa1e TL |
605 | void omap_disable_dma_irq(int lch, u16 bits) |
606 | { | |
607 | dma_chan[lch].enabled_irqs &= ~bits; | |
608 | } | |
97b7f715 | 609 | EXPORT_SYMBOL(omap_disable_dma_irq); |
1a8bfa1e TL |
610 | |
611 | static inline void enable_lnk(int lch) | |
612 | { | |
0499bdeb TL |
613 | u32 l; |
614 | ||
f31cc962 | 615 | l = p->dma_read(CLNK_CTRL, lch); |
0499bdeb | 616 | |
82809601 | 617 | if (dma_omap1()) |
0499bdeb | 618 | l &= ~(1 << 14); |
5e1c5ff4 | 619 | |
1a8bfa1e | 620 | /* Set the ENABLE_LNK bits */ |
5e1c5ff4 | 621 | if (dma_chan[lch].next_lch != -1) |
0499bdeb | 622 | l = dma_chan[lch].next_lch | (1 << 15); |
f8151e5c AG |
623 | |
624 | #ifndef CONFIG_ARCH_OMAP1 | |
82809601 | 625 | if (dma_omap2plus()) |
97b7f715 TL |
626 | if (dma_chan[lch].next_linked_ch != -1) |
627 | l = dma_chan[lch].next_linked_ch | (1 << 15); | |
f8151e5c | 628 | #endif |
0499bdeb | 629 | |
f31cc962 | 630 | p->dma_write(l, CLNK_CTRL, lch); |
5e1c5ff4 TL |
631 | } |
632 | ||
633 | static inline void disable_lnk(int lch) | |
634 | { | |
0499bdeb TL |
635 | u32 l; |
636 | ||
f31cc962 | 637 | l = p->dma_read(CLNK_CTRL, lch); |
0499bdeb | 638 | |
5e1c5ff4 | 639 | /* Disable interrupts */ |
bedfb7ad OM |
640 | omap_disable_channel_irq(lch); |
641 | ||
82809601 | 642 | if (dma_omap1()) { |
1a8bfa1e | 643 | /* Set the STOP_LNK bit */ |
0499bdeb | 644 | l |= 1 << 14; |
1a8bfa1e | 645 | } |
5e1c5ff4 | 646 | |
82809601 | 647 | if (dma_omap2plus()) { |
1a8bfa1e | 648 | /* Clear the ENABLE_LNK bit */ |
0499bdeb | 649 | l &= ~(1 << 15); |
1a8bfa1e | 650 | } |
5e1c5ff4 | 651 | |
f31cc962 | 652 | p->dma_write(l, CLNK_CTRL, lch); |
5e1c5ff4 TL |
653 | dma_chan[lch].flags &= ~OMAP_DMA_ACTIVE; |
654 | } | |
655 | ||
1a8bfa1e | 656 | static inline void omap2_enable_irq_lch(int lch) |
5e1c5ff4 | 657 | { |
1a8bfa1e | 658 | u32 val; |
ee907324 | 659 | unsigned long flags; |
1a8bfa1e | 660 | |
82809601 | 661 | if (dma_omap1()) |
1a8bfa1e TL |
662 | return; |
663 | ||
ee907324 | 664 | spin_lock_irqsave(&dma_chan_lock, flags); |
bedfb7ad OM |
665 | /* clear IRQ STATUS */ |
666 | p->dma_write(1 << lch, IRQSTATUS_L0, lch); | |
667 | /* Enable interrupt */ | |
f31cc962 | 668 | val = p->dma_read(IRQENABLE_L0, lch); |
1a8bfa1e | 669 | val |= 1 << lch; |
f31cc962 | 670 | p->dma_write(val, IRQENABLE_L0, lch); |
ee907324 | 671 | spin_unlock_irqrestore(&dma_chan_lock, flags); |
1a8bfa1e TL |
672 | } |
673 | ||
ada8d4a5 MW |
674 | static inline void omap2_disable_irq_lch(int lch) |
675 | { | |
676 | u32 val; | |
677 | unsigned long flags; | |
678 | ||
82809601 | 679 | if (dma_omap1()) |
ada8d4a5 MW |
680 | return; |
681 | ||
682 | spin_lock_irqsave(&dma_chan_lock, flags); | |
bedfb7ad | 683 | /* Disable interrupt */ |
f31cc962 | 684 | val = p->dma_read(IRQENABLE_L0, lch); |
ada8d4a5 | 685 | val &= ~(1 << lch); |
f31cc962 | 686 | p->dma_write(val, IRQENABLE_L0, lch); |
bedfb7ad OM |
687 | /* clear IRQ STATUS */ |
688 | p->dma_write(1 << lch, IRQSTATUS_L0, lch); | |
ada8d4a5 MW |
689 | spin_unlock_irqrestore(&dma_chan_lock, flags); |
690 | } | |
691 | ||
1a8bfa1e | 692 | int omap_request_dma(int dev_id, const char *dev_name, |
97b7f715 | 693 | void (*callback)(int lch, u16 ch_status, void *data), |
1a8bfa1e TL |
694 | void *data, int *dma_ch_out) |
695 | { | |
696 | int ch, free_ch = -1; | |
697 | unsigned long flags; | |
698 | struct omap_dma_lch *chan; | |
699 | ||
700 | spin_lock_irqsave(&dma_chan_lock, flags); | |
701 | for (ch = 0; ch < dma_chan_count; ch++) { | |
702 | if (free_ch == -1 && dma_chan[ch].dev_id == -1) { | |
703 | free_ch = ch; | |
03a6d4a0 S |
704 | /* Exit after first free channel found */ |
705 | break; | |
1a8bfa1e TL |
706 | } |
707 | } | |
708 | if (free_ch == -1) { | |
709 | spin_unlock_irqrestore(&dma_chan_lock, flags); | |
710 | return -EBUSY; | |
711 | } | |
712 | chan = dma_chan + free_ch; | |
713 | chan->dev_id = dev_id; | |
714 | ||
f31cc962 MK |
715 | if (p->clear_lch_regs) |
716 | p->clear_lch_regs(free_ch); | |
5e1c5ff4 | 717 | |
82809601 | 718 | if (dma_omap2plus()) |
1a8bfa1e TL |
719 | omap_clear_dma(free_ch); |
720 | ||
721 | spin_unlock_irqrestore(&dma_chan_lock, flags); | |
722 | ||
723 | chan->dev_name = dev_name; | |
724 | chan->callback = callback; | |
725 | chan->data = data; | |
a92fda19 | 726 | chan->flags = 0; |
97b7f715 | 727 | |
f8151e5c | 728 | #ifndef CONFIG_ARCH_OMAP1 |
82809601 | 729 | if (dma_omap2plus()) { |
97b7f715 TL |
730 | chan->chain_id = -1; |
731 | chan->next_linked_ch = -1; | |
732 | } | |
f8151e5c | 733 | #endif |
97b7f715 | 734 | |
7ff879db | 735 | chan->enabled_irqs = OMAP_DMA_DROP_IRQ | OMAP_DMA_BLOCK_IRQ; |
1a8bfa1e | 736 | |
82809601 | 737 | if (dma_omap1()) |
7ff879db | 738 | chan->enabled_irqs |= OMAP1_DMA_TOUT_IRQ; |
82809601 | 739 | else if (dma_omap2plus()) |
7ff879db TL |
740 | chan->enabled_irqs |= OMAP2_DMA_MISALIGNED_ERR_IRQ | |
741 | OMAP2_DMA_TRANS_ERR_IRQ; | |
1a8bfa1e | 742 | |
82809601 | 743 | if (dma_omap16xx()) { |
1a8bfa1e TL |
744 | /* If the sync device is set, configure it dynamically. */ |
745 | if (dev_id != 0) { | |
746 | set_gdma_dev(free_ch + 1, dev_id); | |
747 | dev_id = free_ch + 1; | |
748 | } | |
97b7f715 TL |
749 | /* |
750 | * Disable the 1510 compatibility mode and set the sync device | |
751 | * id. | |
752 | */ | |
f31cc962 | 753 | p->dma_write(dev_id | (1 << 10), CCR, free_ch); |
82809601 | 754 | } else if (dma_omap1()) { |
f31cc962 | 755 | p->dma_write(dev_id, CCR, free_ch); |
1a8bfa1e TL |
756 | } |
757 | ||
82809601 | 758 | if (dma_omap2plus()) { |
1a8bfa1e | 759 | omap_enable_channel_irq(free_ch); |
bedfb7ad | 760 | omap2_enable_irq_lch(free_ch); |
1a8bfa1e TL |
761 | } |
762 | ||
763 | *dma_ch_out = free_ch; | |
764 | ||
765 | return 0; | |
766 | } | |
97b7f715 | 767 | EXPORT_SYMBOL(omap_request_dma); |
1a8bfa1e TL |
768 | |
769 | void omap_free_dma(int lch) | |
770 | { | |
771 | unsigned long flags; | |
772 | ||
1a8bfa1e | 773 | if (dma_chan[lch].dev_id == -1) { |
97b7f715 | 774 | pr_err("omap_dma: trying to free unallocated DMA channel %d\n", |
1a8bfa1e | 775 | lch); |
1a8bfa1e TL |
776 | return; |
777 | } | |
97b7f715 | 778 | |
bedfb7ad | 779 | /* Disable interrupt for logical channel */ |
82809601 | 780 | if (dma_omap2plus()) |
ada8d4a5 | 781 | omap2_disable_irq_lch(lch); |
1a8bfa1e | 782 | |
bedfb7ad OM |
783 | /* Disable all DMA interrupts for the channel. */ |
784 | omap_disable_channel_irq(lch); | |
1a8bfa1e | 785 | |
bedfb7ad OM |
786 | /* Make sure the DMA transfer is stopped. */ |
787 | p->dma_write(0, CCR, lch); | |
1a8bfa1e | 788 | |
bedfb7ad | 789 | /* Clear registers */ |
82809601 | 790 | if (dma_omap2plus()) |
1a8bfa1e | 791 | omap_clear_dma(lch); |
da1b94e6 SS |
792 | |
793 | spin_lock_irqsave(&dma_chan_lock, flags); | |
794 | dma_chan[lch].dev_id = -1; | |
795 | dma_chan[lch].next_lch = -1; | |
796 | dma_chan[lch].callback = NULL; | |
797 | spin_unlock_irqrestore(&dma_chan_lock, flags); | |
1a8bfa1e | 798 | } |
97b7f715 | 799 | EXPORT_SYMBOL(omap_free_dma); |
1a8bfa1e | 800 | |
f8151e5c AG |
801 | /** |
802 | * @brief omap_dma_set_global_params : Set global priority settings for dma | |
803 | * | |
804 | * @param arb_rate | |
805 | * @param max_fifo_depth | |
70cf644c AA |
806 | * @param tparams - Number of threads to reserve : DMA_THREAD_RESERVE_NORM |
807 | * DMA_THREAD_RESERVE_ONET | |
808 | * DMA_THREAD_RESERVE_TWOT | |
809 | * DMA_THREAD_RESERVE_THREET | |
f8151e5c AG |
810 | */ |
811 | void | |
812 | omap_dma_set_global_params(int arb_rate, int max_fifo_depth, int tparams) | |
813 | { | |
814 | u32 reg; | |
815 | ||
82809601 | 816 | if (dma_omap1()) { |
8e86f427 | 817 | printk(KERN_ERR "FIXME: no %s on 15xx/16xx\n", __func__); |
f8151e5c AG |
818 | return; |
819 | } | |
820 | ||
70cf644c AA |
821 | if (max_fifo_depth == 0) |
822 | max_fifo_depth = 1; | |
f8151e5c AG |
823 | if (arb_rate == 0) |
824 | arb_rate = 1; | |
825 | ||
70cf644c AA |
826 | reg = 0xff & max_fifo_depth; |
827 | reg |= (0x3 & tparams) << 12; | |
828 | reg |= (arb_rate & 0xff) << 16; | |
f8151e5c | 829 | |
f31cc962 | 830 | p->dma_write(reg, GCR, 0); |
f8151e5c AG |
831 | } |
832 | EXPORT_SYMBOL(omap_dma_set_global_params); | |
833 | ||
834 | /** | |
835 | * @brief omap_dma_set_prio_lch : Set channel wise priority settings | |
836 | * | |
837 | * @param lch | |
838 | * @param read_prio - Read priority | |
839 | * @param write_prio - Write priority | |
840 | * Both of the above can be set with one of the following values : | |
841 | * DMA_CH_PRIO_HIGH/DMA_CH_PRIO_LOW | |
842 | */ | |
843 | int | |
844 | omap_dma_set_prio_lch(int lch, unsigned char read_prio, | |
845 | unsigned char write_prio) | |
846 | { | |
0499bdeb | 847 | u32 l; |
f8151e5c | 848 | |
4d96372e | 849 | if (unlikely((lch < 0 || lch >= dma_lch_count))) { |
f8151e5c AG |
850 | printk(KERN_ERR "Invalid channel id\n"); |
851 | return -EINVAL; | |
852 | } | |
f31cc962 | 853 | l = p->dma_read(CCR, lch); |
0499bdeb | 854 | l &= ~((1 << 6) | (1 << 26)); |
82809601 | 855 | if (d->dev_caps & IS_RW_PRIORITY) |
0499bdeb | 856 | l |= ((read_prio & 0x1) << 6) | ((write_prio & 0x1) << 26); |
f8151e5c | 857 | else |
0499bdeb TL |
858 | l |= ((read_prio & 0x1) << 6); |
859 | ||
f31cc962 | 860 | p->dma_write(l, CCR, lch); |
f8151e5c | 861 | |
f8151e5c AG |
862 | return 0; |
863 | } | |
864 | EXPORT_SYMBOL(omap_dma_set_prio_lch); | |
865 | ||
1a8bfa1e TL |
866 | /* |
867 | * Clears any DMA state so the DMA engine is ready to restart with new buffers | |
868 | * through omap_start_dma(). Any buffers in flight are discarded. | |
869 | */ | |
870 | void omap_clear_dma(int lch) | |
871 | { | |
872 | unsigned long flags; | |
873 | ||
874 | local_irq_save(flags); | |
f31cc962 | 875 | p->clear_dma(lch); |
1a8bfa1e TL |
876 | local_irq_restore(flags); |
877 | } | |
97b7f715 | 878 | EXPORT_SYMBOL(omap_clear_dma); |
1a8bfa1e TL |
879 | |
880 | void omap_start_dma(int lch) | |
881 | { | |
0499bdeb TL |
882 | u32 l; |
883 | ||
519e6166 | 884 | /* |
885 | * The CPC/CDAC register needs to be initialized to zero | |
886 | * before starting dma transfer. | |
887 | */ | |
82809601 | 888 | if (dma_omap15xx()) |
f31cc962 | 889 | p->dma_write(0, CPC, lch); |
519e6166 | 890 | else |
f31cc962 | 891 | p->dma_write(0, CDAC, lch); |
519e6166 | 892 | |
5e1c5ff4 TL |
893 | if (!omap_dma_in_1510_mode() && dma_chan[lch].next_lch != -1) { |
894 | int next_lch, cur_lch; | |
bc4d8b5f | 895 | char dma_chan_link_map[MAX_LOGICAL_DMA_CH_COUNT]; |
5e1c5ff4 | 896 | |
5e1c5ff4 TL |
897 | /* Set the link register of the first channel */ |
898 | enable_lnk(lch); | |
899 | ||
900 | memset(dma_chan_link_map, 0, sizeof(dma_chan_link_map)); | |
f0a3ff27 S |
901 | dma_chan_link_map[lch] = 1; |
902 | ||
5e1c5ff4 TL |
903 | cur_lch = dma_chan[lch].next_lch; |
904 | do { | |
905 | next_lch = dma_chan[cur_lch].next_lch; | |
906 | ||
1a8bfa1e | 907 | /* The loop case: we've been here already */ |
5e1c5ff4 TL |
908 | if (dma_chan_link_map[cur_lch]) |
909 | break; | |
910 | /* Mark the current channel */ | |
911 | dma_chan_link_map[cur_lch] = 1; | |
912 | ||
913 | enable_lnk(cur_lch); | |
1a8bfa1e | 914 | omap_enable_channel_irq(cur_lch); |
5e1c5ff4 TL |
915 | |
916 | cur_lch = next_lch; | |
917 | } while (next_lch != -1); | |
d3c9be2f | 918 | } else if (IS_DMA_ERRATA(DMA_ERRATA_PARALLEL_CHANNELS)) |
f31cc962 | 919 | p->dma_write(lch, CLNK_CTRL, lch); |
5e1c5ff4 | 920 | |
1a8bfa1e TL |
921 | omap_enable_channel_irq(lch); |
922 | ||
f31cc962 | 923 | l = p->dma_read(CCR, lch); |
0499bdeb | 924 | |
d3c9be2f MK |
925 | if (IS_DMA_ERRATA(DMA_ERRATA_IFRAME_BUFFERING)) |
926 | l |= OMAP_DMA_CCR_BUFFERING_DISABLE; | |
0499bdeb | 927 | l |= OMAP_DMA_CCR_EN; |
d3c9be2f | 928 | |
35453584 RK |
929 | /* |
930 | * As dma_write() uses IO accessors which are weakly ordered, there | |
931 | * is no guarantee that data in coherent DMA memory will be visible | |
932 | * to the DMA device. Add a memory barrier here to ensure that any | |
933 | * such data is visible prior to enabling DMA. | |
934 | */ | |
935 | mb(); | |
f31cc962 | 936 | p->dma_write(l, CCR, lch); |
5e1c5ff4 | 937 | |
5e1c5ff4 TL |
938 | dma_chan[lch].flags |= OMAP_DMA_ACTIVE; |
939 | } | |
97b7f715 | 940 | EXPORT_SYMBOL(omap_start_dma); |
5e1c5ff4 TL |
941 | |
942 | void omap_stop_dma(int lch) | |
943 | { | |
0499bdeb TL |
944 | u32 l; |
945 | ||
9da65a99 | 946 | /* Disable all interrupts on the channel */ |
bedfb7ad | 947 | omap_disable_channel_irq(lch); |
9da65a99 | 948 | |
f31cc962 | 949 | l = p->dma_read(CCR, lch); |
d3c9be2f MK |
950 | if (IS_DMA_ERRATA(DMA_ERRATA_i541) && |
951 | (l & OMAP_DMA_CCR_SEL_SRC_DST_SYNC)) { | |
0e4905c0 PU |
952 | int i = 0; |
953 | u32 sys_cf; | |
954 | ||
955 | /* Configure No-Standby */ | |
f31cc962 | 956 | l = p->dma_read(OCP_SYSCONFIG, lch); |
0e4905c0 PU |
957 | sys_cf = l; |
958 | l &= ~DMA_SYSCONFIG_MIDLEMODE_MASK; | |
959 | l |= DMA_SYSCONFIG_MIDLEMODE(DMA_IDLEMODE_NO_IDLE); | |
f31cc962 | 960 | p->dma_write(l , OCP_SYSCONFIG, 0); |
0e4905c0 | 961 | |
f31cc962 | 962 | l = p->dma_read(CCR, lch); |
0e4905c0 | 963 | l &= ~OMAP_DMA_CCR_EN; |
f31cc962 | 964 | p->dma_write(l, CCR, lch); |
0e4905c0 PU |
965 | |
966 | /* Wait for sDMA FIFO drain */ | |
f31cc962 | 967 | l = p->dma_read(CCR, lch); |
0e4905c0 PU |
968 | while (i < 100 && (l & (OMAP_DMA_CCR_RD_ACTIVE | |
969 | OMAP_DMA_CCR_WR_ACTIVE))) { | |
970 | udelay(5); | |
971 | i++; | |
f31cc962 | 972 | l = p->dma_read(CCR, lch); |
0e4905c0 PU |
973 | } |
974 | if (i >= 100) | |
7852ec05 | 975 | pr_err("DMA drain did not complete on lch %d\n", lch); |
0e4905c0 | 976 | /* Restore OCP_SYSCONFIG */ |
f31cc962 | 977 | p->dma_write(sys_cf, OCP_SYSCONFIG, lch); |
0e4905c0 PU |
978 | } else { |
979 | l &= ~OMAP_DMA_CCR_EN; | |
f31cc962 | 980 | p->dma_write(l, CCR, lch); |
0e4905c0 | 981 | } |
9da65a99 | 982 | |
35453584 RK |
983 | /* |
984 | * Ensure that data transferred by DMA is visible to any access | |
985 | * after DMA has been disabled. This is important for coherent | |
986 | * DMA regions. | |
987 | */ | |
988 | mb(); | |
989 | ||
5e1c5ff4 TL |
990 | if (!omap_dma_in_1510_mode() && dma_chan[lch].next_lch != -1) { |
991 | int next_lch, cur_lch = lch; | |
bc4d8b5f | 992 | char dma_chan_link_map[MAX_LOGICAL_DMA_CH_COUNT]; |
5e1c5ff4 TL |
993 | |
994 | memset(dma_chan_link_map, 0, sizeof(dma_chan_link_map)); | |
995 | do { | |
996 | /* The loop case: we've been here already */ | |
997 | if (dma_chan_link_map[cur_lch]) | |
998 | break; | |
999 | /* Mark the current channel */ | |
1000 | dma_chan_link_map[cur_lch] = 1; | |
1001 | ||
1002 | disable_lnk(cur_lch); | |
1003 | ||
1004 | next_lch = dma_chan[cur_lch].next_lch; | |
1005 | cur_lch = next_lch; | |
1006 | } while (next_lch != -1); | |
5e1c5ff4 | 1007 | } |
1a8bfa1e | 1008 | |
5e1c5ff4 TL |
1009 | dma_chan[lch].flags &= ~OMAP_DMA_ACTIVE; |
1010 | } | |
97b7f715 | 1011 | EXPORT_SYMBOL(omap_stop_dma); |
5e1c5ff4 | 1012 | |
709eb3e5 TL |
1013 | /* |
1014 | * Allows changing the DMA callback function or data. This may be needed if | |
1015 | * the driver shares a single DMA channel for multiple dma triggers. | |
1016 | */ | |
1017 | int omap_set_dma_callback(int lch, | |
97b7f715 | 1018 | void (*callback)(int lch, u16 ch_status, void *data), |
709eb3e5 TL |
1019 | void *data) |
1020 | { | |
1021 | unsigned long flags; | |
1022 | ||
1023 | if (lch < 0) | |
1024 | return -ENODEV; | |
1025 | ||
1026 | spin_lock_irqsave(&dma_chan_lock, flags); | |
1027 | if (dma_chan[lch].dev_id == -1) { | |
1028 | printk(KERN_ERR "DMA callback for not set for free channel\n"); | |
1029 | spin_unlock_irqrestore(&dma_chan_lock, flags); | |
1030 | return -EINVAL; | |
1031 | } | |
1032 | dma_chan[lch].callback = callback; | |
1033 | dma_chan[lch].data = data; | |
1034 | spin_unlock_irqrestore(&dma_chan_lock, flags); | |
1035 | ||
1036 | return 0; | |
1037 | } | |
97b7f715 | 1038 | EXPORT_SYMBOL(omap_set_dma_callback); |
709eb3e5 | 1039 | |
1a8bfa1e TL |
1040 | /* |
1041 | * Returns current physical source address for the given DMA channel. | |
1042 | * If the channel is running the caller must disable interrupts prior calling | |
1043 | * this function and process the returned value before re-enabling interrupt to | |
1044 | * prevent races with the interrupt handler. Note that in continuous mode there | |
25985edc | 1045 | * is a chance for CSSA_L register overflow between the two reads resulting |
1a8bfa1e TL |
1046 | * in incorrect return value. |
1047 | */ | |
1048 | dma_addr_t omap_get_dma_src_pos(int lch) | |
5e1c5ff4 | 1049 | { |
0695de32 | 1050 | dma_addr_t offset = 0; |
5e1c5ff4 | 1051 | |
82809601 | 1052 | if (dma_omap15xx()) |
f31cc962 | 1053 | offset = p->dma_read(CPC, lch); |
0499bdeb | 1054 | else |
f31cc962 | 1055 | offset = p->dma_read(CSAC, lch); |
5e1c5ff4 | 1056 | |
d3c9be2f | 1057 | if (IS_DMA_ERRATA(DMA_ERRATA_3_3) && offset == 0) |
f31cc962 | 1058 | offset = p->dma_read(CSAC, lch); |
0499bdeb | 1059 | |
82809601 | 1060 | if (!dma_omap15xx()) { |
7ba96680 PU |
1061 | /* |
1062 | * CDAC == 0 indicates that the DMA transfer on the channel has | |
1063 | * not been started (no data has been transferred so far). | |
1064 | * Return the programmed source start address in this case. | |
1065 | */ | |
1066 | if (likely(p->dma_read(CDAC, lch))) | |
1067 | offset = p->dma_read(CSAC, lch); | |
1068 | else | |
1069 | offset = p->dma_read(CSSA, lch); | |
1070 | } | |
1071 | ||
82809601 | 1072 | if (dma_omap1()) |
f31cc962 | 1073 | offset |= (p->dma_read(CSSA, lch) & 0xFFFF0000); |
5e1c5ff4 | 1074 | |
1a8bfa1e | 1075 | return offset; |
5e1c5ff4 | 1076 | } |
97b7f715 | 1077 | EXPORT_SYMBOL(omap_get_dma_src_pos); |
5e1c5ff4 | 1078 | |
1a8bfa1e TL |
1079 | /* |
1080 | * Returns current physical destination address for the given DMA channel. | |
1081 | * If the channel is running the caller must disable interrupts prior calling | |
1082 | * this function and process the returned value before re-enabling interrupt to | |
1083 | * prevent races with the interrupt handler. Note that in continuous mode there | |
25985edc | 1084 | * is a chance for CDSA_L register overflow between the two reads resulting |
1a8bfa1e TL |
1085 | * in incorrect return value. |
1086 | */ | |
1087 | dma_addr_t omap_get_dma_dst_pos(int lch) | |
5e1c5ff4 | 1088 | { |
0695de32 | 1089 | dma_addr_t offset = 0; |
5e1c5ff4 | 1090 | |
82809601 | 1091 | if (dma_omap15xx()) |
f31cc962 | 1092 | offset = p->dma_read(CPC, lch); |
0499bdeb | 1093 | else |
f31cc962 | 1094 | offset = p->dma_read(CDAC, lch); |
5e1c5ff4 | 1095 | |
0499bdeb TL |
1096 | /* |
1097 | * omap 3.2/3.3 erratum: sometimes 0 is returned if CSAC/CDAC is | |
1098 | * read before the DMA controller finished disabling the channel. | |
1099 | */ | |
82809601 | 1100 | if (!dma_omap15xx() && offset == 0) { |
f31cc962 | 1101 | offset = p->dma_read(CDAC, lch); |
06e8077b PU |
1102 | /* |
1103 | * CDAC == 0 indicates that the DMA transfer on the channel has | |
1104 | * not been started (no data has been transferred so far). | |
1105 | * Return the programmed destination start address in this case. | |
1106 | */ | |
1107 | if (unlikely(!offset)) | |
1108 | offset = p->dma_read(CDSA, lch); | |
1109 | } | |
0499bdeb | 1110 | |
82809601 | 1111 | if (dma_omap1()) |
f31cc962 | 1112 | offset |= (p->dma_read(CDSA, lch) & 0xFFFF0000); |
5e1c5ff4 | 1113 | |
1a8bfa1e | 1114 | return offset; |
5e1c5ff4 | 1115 | } |
97b7f715 | 1116 | EXPORT_SYMBOL(omap_get_dma_dst_pos); |
0499bdeb TL |
1117 | |
1118 | int omap_get_dma_active_status(int lch) | |
1119 | { | |
f31cc962 | 1120 | return (p->dma_read(CCR, lch) & OMAP_DMA_CCR_EN) != 0; |
5e1c5ff4 | 1121 | } |
0499bdeb | 1122 | EXPORT_SYMBOL(omap_get_dma_active_status); |
5e1c5ff4 | 1123 | |
1a8bfa1e | 1124 | int omap_dma_running(void) |
5e1c5ff4 | 1125 | { |
1a8bfa1e | 1126 | int lch; |
5e1c5ff4 | 1127 | |
82809601 | 1128 | if (dma_omap1()) |
f8e9e984 | 1129 | if (omap_lcd_dma_running()) |
1a8bfa1e | 1130 | return 1; |
5e1c5ff4 | 1131 | |
1a8bfa1e | 1132 | for (lch = 0; lch < dma_chan_count; lch++) |
f31cc962 | 1133 | if (p->dma_read(CCR, lch) & OMAP_DMA_CCR_EN) |
1a8bfa1e | 1134 | return 1; |
5e1c5ff4 | 1135 | |
1a8bfa1e | 1136 | return 0; |
5e1c5ff4 TL |
1137 | } |
1138 | ||
1139 | /* | |
1140 | * lch_queue DMA will start right after lch_head one is finished. | |
1141 | * For this DMA link to start, you still need to start (see omap_start_dma) | |
1142 | * the first one. That will fire up the entire queue. | |
1143 | */ | |
97b7f715 | 1144 | void omap_dma_link_lch(int lch_head, int lch_queue) |
5e1c5ff4 TL |
1145 | { |
1146 | if (omap_dma_in_1510_mode()) { | |
9f0f4ae5 | 1147 | if (lch_head == lch_queue) { |
f31cc962 | 1148 | p->dma_write(p->dma_read(CCR, lch_head) | (3 << 8), |
a4c537c7 | 1149 | CCR, lch_head); |
9f0f4ae5 JK |
1150 | return; |
1151 | } | |
5e1c5ff4 TL |
1152 | printk(KERN_ERR "DMA linking is not supported in 1510 mode\n"); |
1153 | BUG(); | |
1154 | return; | |
1155 | } | |
1156 | ||
1157 | if ((dma_chan[lch_head].dev_id == -1) || | |
1158 | (dma_chan[lch_queue].dev_id == -1)) { | |
7852ec05 | 1159 | pr_err("omap_dma: trying to link non requested channels\n"); |
5e1c5ff4 TL |
1160 | dump_stack(); |
1161 | } | |
1162 | ||
1163 | dma_chan[lch_head].next_lch = lch_queue; | |
1164 | } | |
97b7f715 | 1165 | EXPORT_SYMBOL(omap_dma_link_lch); |
5e1c5ff4 TL |
1166 | |
1167 | /* | |
1168 | * Once the DMA queue is stopped, we can destroy it. | |
1169 | */ | |
97b7f715 | 1170 | void omap_dma_unlink_lch(int lch_head, int lch_queue) |
5e1c5ff4 TL |
1171 | { |
1172 | if (omap_dma_in_1510_mode()) { | |
9f0f4ae5 | 1173 | if (lch_head == lch_queue) { |
f31cc962 | 1174 | p->dma_write(p->dma_read(CCR, lch_head) & ~(3 << 8), |
a4c537c7 | 1175 | CCR, lch_head); |
9f0f4ae5 JK |
1176 | return; |
1177 | } | |
5e1c5ff4 TL |
1178 | printk(KERN_ERR "DMA linking is not supported in 1510 mode\n"); |
1179 | BUG(); | |
1180 | return; | |
1181 | } | |
1182 | ||
1183 | if (dma_chan[lch_head].next_lch != lch_queue || | |
1184 | dma_chan[lch_head].next_lch == -1) { | |
7852ec05 | 1185 | pr_err("omap_dma: trying to unlink non linked channels\n"); |
5e1c5ff4 TL |
1186 | dump_stack(); |
1187 | } | |
1188 | ||
5e1c5ff4 | 1189 | if ((dma_chan[lch_head].flags & OMAP_DMA_ACTIVE) || |
247421fd | 1190 | (dma_chan[lch_queue].flags & OMAP_DMA_ACTIVE)) { |
7852ec05 | 1191 | pr_err("omap_dma: You need to stop the DMA channels before unlinking\n"); |
5e1c5ff4 TL |
1192 | dump_stack(); |
1193 | } | |
1194 | ||
1195 | dma_chan[lch_head].next_lch = -1; | |
1196 | } | |
97b7f715 TL |
1197 | EXPORT_SYMBOL(omap_dma_unlink_lch); |
1198 | ||
f8151e5c AG |
1199 | #ifndef CONFIG_ARCH_OMAP1 |
1200 | /* Create chain of DMA channesls */ | |
1201 | static void create_dma_lch_chain(int lch_head, int lch_queue) | |
1202 | { | |
0499bdeb | 1203 | u32 l; |
f8151e5c AG |
1204 | |
1205 | /* Check if this is the first link in chain */ | |
1206 | if (dma_chan[lch_head].next_linked_ch == -1) { | |
1207 | dma_chan[lch_head].next_linked_ch = lch_queue; | |
1208 | dma_chan[lch_head].prev_linked_ch = lch_queue; | |
1209 | dma_chan[lch_queue].next_linked_ch = lch_head; | |
1210 | dma_chan[lch_queue].prev_linked_ch = lch_head; | |
1211 | } | |
1212 | ||
1213 | /* a link exists, link the new channel in circular chain */ | |
1214 | else { | |
1215 | dma_chan[lch_queue].next_linked_ch = | |
1216 | dma_chan[lch_head].next_linked_ch; | |
1217 | dma_chan[lch_queue].prev_linked_ch = lch_head; | |
1218 | dma_chan[lch_head].next_linked_ch = lch_queue; | |
1219 | dma_chan[dma_chan[lch_queue].next_linked_ch].prev_linked_ch = | |
1220 | lch_queue; | |
1221 | } | |
1222 | ||
f31cc962 | 1223 | l = p->dma_read(CLNK_CTRL, lch_head); |
0499bdeb TL |
1224 | l &= ~(0x1f); |
1225 | l |= lch_queue; | |
f31cc962 | 1226 | p->dma_write(l, CLNK_CTRL, lch_head); |
f8151e5c | 1227 | |
f31cc962 | 1228 | l = p->dma_read(CLNK_CTRL, lch_queue); |
0499bdeb TL |
1229 | l &= ~(0x1f); |
1230 | l |= (dma_chan[lch_queue].next_linked_ch); | |
f31cc962 | 1231 | p->dma_write(l, CLNK_CTRL, lch_queue); |
f8151e5c AG |
1232 | } |
1233 | ||
1234 | /** | |
1235 | * @brief omap_request_dma_chain : Request a chain of DMA channels | |
1236 | * | |
1237 | * @param dev_id - Device id using the dma channel | |
1238 | * @param dev_name - Device name | |
1239 | * @param callback - Call back function | |
1240 | * @chain_id - | |
1241 | * @no_of_chans - Number of channels requested | |
1242 | * @chain_mode - Dynamic or static chaining : OMAP_DMA_STATIC_CHAIN | |
1243 | * OMAP_DMA_DYNAMIC_CHAIN | |
1244 | * @params - Channel parameters | |
1245 | * | |
af901ca1 | 1246 | * @return - Success : 0 |
f8151e5c AG |
1247 | * Failure: -EINVAL/-ENOMEM |
1248 | */ | |
1249 | int omap_request_dma_chain(int dev_id, const char *dev_name, | |
279b918d | 1250 | void (*callback) (int lch, u16 ch_status, |
f8151e5c AG |
1251 | void *data), |
1252 | int *chain_id, int no_of_chans, int chain_mode, | |
1253 | struct omap_dma_channel_params params) | |
1254 | { | |
1255 | int *channels; | |
1256 | int i, err; | |
1257 | ||
1258 | /* Is the chain mode valid ? */ | |
1259 | if (chain_mode != OMAP_DMA_STATIC_CHAIN | |
1260 | && chain_mode != OMAP_DMA_DYNAMIC_CHAIN) { | |
1261 | printk(KERN_ERR "Invalid chain mode requested\n"); | |
1262 | return -EINVAL; | |
1263 | } | |
1264 | ||
1265 | if (unlikely((no_of_chans < 1 | |
4d96372e | 1266 | || no_of_chans > dma_lch_count))) { |
f8151e5c AG |
1267 | printk(KERN_ERR "Invalid Number of channels requested\n"); |
1268 | return -EINVAL; | |
1269 | } | |
1270 | ||
ea221a6a | 1271 | /* |
1272 | * Allocate a queue to maintain the status of the channels | |
1273 | * in the chain | |
1274 | */ | |
f8151e5c AG |
1275 | channels = kmalloc(sizeof(*channels) * no_of_chans, GFP_KERNEL); |
1276 | if (channels == NULL) { | |
1277 | printk(KERN_ERR "omap_dma: No memory for channel queue\n"); | |
1278 | return -ENOMEM; | |
1279 | } | |
1280 | ||
1281 | /* request and reserve DMA channels for the chain */ | |
1282 | for (i = 0; i < no_of_chans; i++) { | |
1283 | err = omap_request_dma(dev_id, dev_name, | |
c0fc18c5 | 1284 | callback, NULL, &channels[i]); |
f8151e5c AG |
1285 | if (err < 0) { |
1286 | int j; | |
1287 | for (j = 0; j < i; j++) | |
1288 | omap_free_dma(channels[j]); | |
1289 | kfree(channels); | |
1290 | printk(KERN_ERR "omap_dma: Request failed %d\n", err); | |
1291 | return err; | |
1292 | } | |
f8151e5c AG |
1293 | dma_chan[channels[i]].prev_linked_ch = -1; |
1294 | dma_chan[channels[i]].state = DMA_CH_NOTSTARTED; | |
1295 | ||
1296 | /* | |
1297 | * Allowing client drivers to set common parameters now, | |
1298 | * so that later only relevant (src_start, dest_start | |
1299 | * and element count) can be set | |
1300 | */ | |
1301 | omap_set_dma_params(channels[i], ¶ms); | |
1302 | } | |
1303 | ||
1304 | *chain_id = channels[0]; | |
1305 | dma_linked_lch[*chain_id].linked_dmach_q = channels; | |
1306 | dma_linked_lch[*chain_id].chain_mode = chain_mode; | |
1307 | dma_linked_lch[*chain_id].chain_state = DMA_CHAIN_NOTSTARTED; | |
1308 | dma_linked_lch[*chain_id].no_of_lchs_linked = no_of_chans; | |
1309 | ||
1310 | for (i = 0; i < no_of_chans; i++) | |
1311 | dma_chan[channels[i]].chain_id = *chain_id; | |
1312 | ||
1313 | /* Reset the Queue pointers */ | |
1314 | OMAP_DMA_CHAIN_QINIT(*chain_id); | |
1315 | ||
1316 | /* Set up the chain */ | |
1317 | if (no_of_chans == 1) | |
1318 | create_dma_lch_chain(channels[0], channels[0]); | |
1319 | else { | |
1320 | for (i = 0; i < (no_of_chans - 1); i++) | |
1321 | create_dma_lch_chain(channels[i], channels[i + 1]); | |
1322 | } | |
97b7f715 | 1323 | |
f8151e5c AG |
1324 | return 0; |
1325 | } | |
1326 | EXPORT_SYMBOL(omap_request_dma_chain); | |
1327 | ||
1328 | /** | |
1329 | * @brief omap_modify_dma_chain_param : Modify the chain's params - Modify the | |
1330 | * params after setting it. Dont do this while dma is running!! | |
1331 | * | |
1332 | * @param chain_id - Chained logical channel id. | |
1333 | * @param params | |
1334 | * | |
1335 | * @return - Success : 0 | |
1336 | * Failure : -EINVAL | |
1337 | */ | |
1338 | int omap_modify_dma_chain_params(int chain_id, | |
1339 | struct omap_dma_channel_params params) | |
1340 | { | |
1341 | int *channels; | |
1342 | u32 i; | |
1343 | ||
1344 | /* Check for input params */ | |
1345 | if (unlikely((chain_id < 0 | |
4d96372e | 1346 | || chain_id >= dma_lch_count))) { |
f8151e5c AG |
1347 | printk(KERN_ERR "Invalid chain id\n"); |
1348 | return -EINVAL; | |
1349 | } | |
1350 | ||
1351 | /* Check if the chain exists */ | |
1352 | if (dma_linked_lch[chain_id].linked_dmach_q == NULL) { | |
1353 | printk(KERN_ERR "Chain doesn't exists\n"); | |
1354 | return -EINVAL; | |
1355 | } | |
1356 | channels = dma_linked_lch[chain_id].linked_dmach_q; | |
1357 | ||
1358 | for (i = 0; i < dma_linked_lch[chain_id].no_of_lchs_linked; i++) { | |
1359 | /* | |
1360 | * Allowing client drivers to set common parameters now, | |
1361 | * so that later only relevant (src_start, dest_start | |
1362 | * and element count) can be set | |
1363 | */ | |
1364 | omap_set_dma_params(channels[i], ¶ms); | |
1365 | } | |
97b7f715 | 1366 | |
f8151e5c AG |
1367 | return 0; |
1368 | } | |
1369 | EXPORT_SYMBOL(omap_modify_dma_chain_params); | |
1370 | ||
1371 | /** | |
1372 | * @brief omap_free_dma_chain - Free all the logical channels in a chain. | |
1373 | * | |
1374 | * @param chain_id | |
1375 | * | |
1376 | * @return - Success : 0 | |
1377 | * Failure : -EINVAL | |
1378 | */ | |
1379 | int omap_free_dma_chain(int chain_id) | |
1380 | { | |
1381 | int *channels; | |
1382 | u32 i; | |
1383 | ||
1384 | /* Check for input params */ | |
4d96372e | 1385 | if (unlikely((chain_id < 0 || chain_id >= dma_lch_count))) { |
f8151e5c AG |
1386 | printk(KERN_ERR "Invalid chain id\n"); |
1387 | return -EINVAL; | |
1388 | } | |
1389 | ||
1390 | /* Check if the chain exists */ | |
1391 | if (dma_linked_lch[chain_id].linked_dmach_q == NULL) { | |
1392 | printk(KERN_ERR "Chain doesn't exists\n"); | |
1393 | return -EINVAL; | |
1394 | } | |
1395 | ||
1396 | channels = dma_linked_lch[chain_id].linked_dmach_q; | |
1397 | for (i = 0; i < dma_linked_lch[chain_id].no_of_lchs_linked; i++) { | |
1398 | dma_chan[channels[i]].next_linked_ch = -1; | |
1399 | dma_chan[channels[i]].prev_linked_ch = -1; | |
1400 | dma_chan[channels[i]].chain_id = -1; | |
1401 | dma_chan[channels[i]].state = DMA_CH_NOTSTARTED; | |
1402 | omap_free_dma(channels[i]); | |
1403 | } | |
1404 | ||
1405 | kfree(channels); | |
1406 | ||
1407 | dma_linked_lch[chain_id].linked_dmach_q = NULL; | |
1408 | dma_linked_lch[chain_id].chain_mode = -1; | |
1409 | dma_linked_lch[chain_id].chain_state = -1; | |
97b7f715 | 1410 | |
f8151e5c AG |
1411 | return (0); |
1412 | } | |
1413 | EXPORT_SYMBOL(omap_free_dma_chain); | |
1414 | ||
1415 | /** | |
1416 | * @brief omap_dma_chain_status - Check if the chain is in | |
1417 | * active / inactive state. | |
1418 | * @param chain_id | |
1419 | * | |
1420 | * @return - Success : OMAP_DMA_CHAIN_ACTIVE/OMAP_DMA_CHAIN_INACTIVE | |
1421 | * Failure : -EINVAL | |
1422 | */ | |
1423 | int omap_dma_chain_status(int chain_id) | |
1424 | { | |
1425 | /* Check for input params */ | |
4d96372e | 1426 | if (unlikely((chain_id < 0 || chain_id >= dma_lch_count))) { |
f8151e5c AG |
1427 | printk(KERN_ERR "Invalid chain id\n"); |
1428 | return -EINVAL; | |
1429 | } | |
1430 | ||
1431 | /* Check if the chain exists */ | |
1432 | if (dma_linked_lch[chain_id].linked_dmach_q == NULL) { | |
1433 | printk(KERN_ERR "Chain doesn't exists\n"); | |
1434 | return -EINVAL; | |
1435 | } | |
1436 | pr_debug("CHAINID=%d, qcnt=%d\n", chain_id, | |
1437 | dma_linked_lch[chain_id].q_count); | |
1438 | ||
1439 | if (OMAP_DMA_CHAIN_QEMPTY(chain_id)) | |
1440 | return OMAP_DMA_CHAIN_INACTIVE; | |
97b7f715 | 1441 | |
f8151e5c AG |
1442 | return OMAP_DMA_CHAIN_ACTIVE; |
1443 | } | |
1444 | EXPORT_SYMBOL(omap_dma_chain_status); | |
1445 | ||
1446 | /** | |
1447 | * @brief omap_dma_chain_a_transfer - Get a free channel from a chain, | |
1448 | * set the params and start the transfer. | |
1449 | * | |
1450 | * @param chain_id | |
1451 | * @param src_start - buffer start address | |
1452 | * @param dest_start - Dest address | |
1453 | * @param elem_count | |
1454 | * @param frame_count | |
1455 | * @param callbk_data - channel callback parameter data. | |
1456 | * | |
f4b6a7ef | 1457 | * @return - Success : 0 |
f8151e5c AG |
1458 | * Failure: -EINVAL/-EBUSY |
1459 | */ | |
1460 | int omap_dma_chain_a_transfer(int chain_id, int src_start, int dest_start, | |
1461 | int elem_count, int frame_count, void *callbk_data) | |
1462 | { | |
1463 | int *channels; | |
0499bdeb | 1464 | u32 l, lch; |
f8151e5c AG |
1465 | int start_dma = 0; |
1466 | ||
97b7f715 TL |
1467 | /* |
1468 | * if buffer size is less than 1 then there is | |
1469 | * no use of starting the chain | |
1470 | */ | |
f8151e5c AG |
1471 | if (elem_count < 1) { |
1472 | printk(KERN_ERR "Invalid buffer size\n"); | |
1473 | return -EINVAL; | |
1474 | } | |
1475 | ||
1476 | /* Check for input params */ | |
1477 | if (unlikely((chain_id < 0 | |
4d96372e | 1478 | || chain_id >= dma_lch_count))) { |
f8151e5c AG |
1479 | printk(KERN_ERR "Invalid chain id\n"); |
1480 | return -EINVAL; | |
1481 | } | |
1482 | ||
1483 | /* Check if the chain exists */ | |
1484 | if (dma_linked_lch[chain_id].linked_dmach_q == NULL) { | |
1485 | printk(KERN_ERR "Chain doesn't exist\n"); | |
1486 | return -EINVAL; | |
1487 | } | |
1488 | ||
1489 | /* Check if all the channels in chain are in use */ | |
1490 | if (OMAP_DMA_CHAIN_QFULL(chain_id)) | |
1491 | return -EBUSY; | |
1492 | ||
1493 | /* Frame count may be negative in case of indexed transfers */ | |
1494 | channels = dma_linked_lch[chain_id].linked_dmach_q; | |
1495 | ||
1496 | /* Get a free channel */ | |
1497 | lch = channels[dma_linked_lch[chain_id].q_tail]; | |
1498 | ||
1499 | /* Store the callback data */ | |
1500 | dma_chan[lch].data = callbk_data; | |
1501 | ||
1502 | /* Increment the q_tail */ | |
1503 | OMAP_DMA_CHAIN_INCQTAIL(chain_id); | |
1504 | ||
1505 | /* Set the params to the free channel */ | |
1506 | if (src_start != 0) | |
f31cc962 | 1507 | p->dma_write(src_start, CSSA, lch); |
f8151e5c | 1508 | if (dest_start != 0) |
f31cc962 | 1509 | p->dma_write(dest_start, CDSA, lch); |
f8151e5c AG |
1510 | |
1511 | /* Write the buffer size */ | |
f31cc962 MK |
1512 | p->dma_write(elem_count, CEN, lch); |
1513 | p->dma_write(frame_count, CFN, lch); | |
f8151e5c | 1514 | |
97b7f715 TL |
1515 | /* |
1516 | * If the chain is dynamically linked, | |
1517 | * then we may have to start the chain if its not active | |
1518 | */ | |
f8151e5c AG |
1519 | if (dma_linked_lch[chain_id].chain_mode == OMAP_DMA_DYNAMIC_CHAIN) { |
1520 | ||
97b7f715 TL |
1521 | /* |
1522 | * In Dynamic chain, if the chain is not started, | |
1523 | * queue the channel | |
1524 | */ | |
f8151e5c AG |
1525 | if (dma_linked_lch[chain_id].chain_state == |
1526 | DMA_CHAIN_NOTSTARTED) { | |
1527 | /* Enable the link in previous channel */ | |
1528 | if (dma_chan[dma_chan[lch].prev_linked_ch].state == | |
1529 | DMA_CH_QUEUED) | |
1530 | enable_lnk(dma_chan[lch].prev_linked_ch); | |
1531 | dma_chan[lch].state = DMA_CH_QUEUED; | |
1532 | } | |
1533 | ||
97b7f715 TL |
1534 | /* |
1535 | * Chain is already started, make sure its active, | |
1536 | * if not then start the chain | |
1537 | */ | |
f8151e5c AG |
1538 | else { |
1539 | start_dma = 1; | |
1540 | ||
1541 | if (dma_chan[dma_chan[lch].prev_linked_ch].state == | |
1542 | DMA_CH_STARTED) { | |
1543 | enable_lnk(dma_chan[lch].prev_linked_ch); | |
1544 | dma_chan[lch].state = DMA_CH_QUEUED; | |
1545 | start_dma = 0; | |
f31cc962 | 1546 | if (0 == ((1 << 7) & p->dma_read( |
a4c537c7 | 1547 | CCR, dma_chan[lch].prev_linked_ch))) { |
f8151e5c AG |
1548 | disable_lnk(dma_chan[lch]. |
1549 | prev_linked_ch); | |
1550 | pr_debug("\n prev ch is stopped\n"); | |
1551 | start_dma = 1; | |
1552 | } | |
1553 | } | |
1554 | ||
1555 | else if (dma_chan[dma_chan[lch].prev_linked_ch].state | |
1556 | == DMA_CH_QUEUED) { | |
1557 | enable_lnk(dma_chan[lch].prev_linked_ch); | |
1558 | dma_chan[lch].state = DMA_CH_QUEUED; | |
1559 | start_dma = 0; | |
1560 | } | |
1561 | omap_enable_channel_irq(lch); | |
1562 | ||
f31cc962 | 1563 | l = p->dma_read(CCR, lch); |
f8151e5c | 1564 | |
0499bdeb TL |
1565 | if ((0 == (l & (1 << 24)))) |
1566 | l &= ~(1 << 25); | |
f8151e5c | 1567 | else |
0499bdeb | 1568 | l |= (1 << 25); |
f8151e5c | 1569 | if (start_dma == 1) { |
0499bdeb TL |
1570 | if (0 == (l & (1 << 7))) { |
1571 | l |= (1 << 7); | |
f8151e5c AG |
1572 | dma_chan[lch].state = DMA_CH_STARTED; |
1573 | pr_debug("starting %d\n", lch); | |
f31cc962 | 1574 | p->dma_write(l, CCR, lch); |
f8151e5c AG |
1575 | } else |
1576 | start_dma = 0; | |
1577 | } else { | |
0499bdeb | 1578 | if (0 == (l & (1 << 7))) |
f31cc962 | 1579 | p->dma_write(l, CCR, lch); |
f8151e5c AG |
1580 | } |
1581 | dma_chan[lch].flags |= OMAP_DMA_ACTIVE; | |
1582 | } | |
1583 | } | |
97b7f715 | 1584 | |
f4b6a7ef | 1585 | return 0; |
f8151e5c AG |
1586 | } |
1587 | EXPORT_SYMBOL(omap_dma_chain_a_transfer); | |
1588 | ||
1589 | /** | |
1590 | * @brief omap_start_dma_chain_transfers - Start the chain | |
1591 | * | |
1592 | * @param chain_id | |
1593 | * | |
1594 | * @return - Success : 0 | |
1595 | * Failure : -EINVAL/-EBUSY | |
1596 | */ | |
1597 | int omap_start_dma_chain_transfers(int chain_id) | |
1598 | { | |
1599 | int *channels; | |
0499bdeb | 1600 | u32 l, i; |
f8151e5c | 1601 | |
4d96372e | 1602 | if (unlikely((chain_id < 0 || chain_id >= dma_lch_count))) { |
f8151e5c AG |
1603 | printk(KERN_ERR "Invalid chain id\n"); |
1604 | return -EINVAL; | |
1605 | } | |
1606 | ||
1607 | channels = dma_linked_lch[chain_id].linked_dmach_q; | |
1608 | ||
1609 | if (dma_linked_lch[channels[0]].chain_state == DMA_CHAIN_STARTED) { | |
1610 | printk(KERN_ERR "Chain is already started\n"); | |
1611 | return -EBUSY; | |
1612 | } | |
1613 | ||
1614 | if (dma_linked_lch[chain_id].chain_mode == OMAP_DMA_STATIC_CHAIN) { | |
1615 | for (i = 0; i < dma_linked_lch[chain_id].no_of_lchs_linked; | |
1616 | i++) { | |
1617 | enable_lnk(channels[i]); | |
1618 | omap_enable_channel_irq(channels[i]); | |
1619 | } | |
1620 | } else { | |
1621 | omap_enable_channel_irq(channels[0]); | |
1622 | } | |
1623 | ||
f31cc962 | 1624 | l = p->dma_read(CCR, channels[0]); |
0499bdeb | 1625 | l |= (1 << 7); |
f8151e5c AG |
1626 | dma_linked_lch[chain_id].chain_state = DMA_CHAIN_STARTED; |
1627 | dma_chan[channels[0]].state = DMA_CH_STARTED; | |
1628 | ||
0499bdeb TL |
1629 | if ((0 == (l & (1 << 24)))) |
1630 | l &= ~(1 << 25); | |
f8151e5c | 1631 | else |
0499bdeb | 1632 | l |= (1 << 25); |
f31cc962 | 1633 | p->dma_write(l, CCR, channels[0]); |
f8151e5c AG |
1634 | |
1635 | dma_chan[channels[0]].flags |= OMAP_DMA_ACTIVE; | |
97b7f715 | 1636 | |
f8151e5c AG |
1637 | return 0; |
1638 | } | |
1639 | EXPORT_SYMBOL(omap_start_dma_chain_transfers); | |
1640 | ||
1641 | /** | |
1642 | * @brief omap_stop_dma_chain_transfers - Stop the dma transfer of a chain. | |
1643 | * | |
1644 | * @param chain_id | |
1645 | * | |
1646 | * @return - Success : 0 | |
1647 | * Failure : EINVAL | |
1648 | */ | |
1649 | int omap_stop_dma_chain_transfers(int chain_id) | |
1650 | { | |
1651 | int *channels; | |
0499bdeb | 1652 | u32 l, i; |
d3c9be2f | 1653 | u32 sys_cf = 0; |
f8151e5c AG |
1654 | |
1655 | /* Check for input params */ | |
4d96372e | 1656 | if (unlikely((chain_id < 0 || chain_id >= dma_lch_count))) { |
f8151e5c AG |
1657 | printk(KERN_ERR "Invalid chain id\n"); |
1658 | return -EINVAL; | |
1659 | } | |
1660 | ||
1661 | /* Check if the chain exists */ | |
1662 | if (dma_linked_lch[chain_id].linked_dmach_q == NULL) { | |
1663 | printk(KERN_ERR "Chain doesn't exists\n"); | |
1664 | return -EINVAL; | |
1665 | } | |
1666 | channels = dma_linked_lch[chain_id].linked_dmach_q; | |
1667 | ||
d3c9be2f | 1668 | if (IS_DMA_ERRATA(DMA_ERRATA_i88)) { |
f31cc962 | 1669 | sys_cf = p->dma_read(OCP_SYSCONFIG, 0); |
d3c9be2f MK |
1670 | l = sys_cf; |
1671 | /* Middle mode reg set no Standby */ | |
1672 | l &= ~((1 << 12)|(1 << 13)); | |
f31cc962 | 1673 | p->dma_write(l, OCP_SYSCONFIG, 0); |
d3c9be2f | 1674 | } |
f8151e5c AG |
1675 | |
1676 | for (i = 0; i < dma_linked_lch[chain_id].no_of_lchs_linked; i++) { | |
1677 | ||
1678 | /* Stop the Channel transmission */ | |
f31cc962 | 1679 | l = p->dma_read(CCR, channels[i]); |
0499bdeb | 1680 | l &= ~(1 << 7); |
f31cc962 | 1681 | p->dma_write(l, CCR, channels[i]); |
f8151e5c AG |
1682 | |
1683 | /* Disable the link in all the channels */ | |
1684 | disable_lnk(channels[i]); | |
1685 | dma_chan[channels[i]].state = DMA_CH_NOTSTARTED; | |
1686 | ||
1687 | } | |
1688 | dma_linked_lch[chain_id].chain_state = DMA_CHAIN_NOTSTARTED; | |
1689 | ||
1690 | /* Reset the Queue pointers */ | |
1691 | OMAP_DMA_CHAIN_QINIT(chain_id); | |
1692 | ||
d3c9be2f | 1693 | if (IS_DMA_ERRATA(DMA_ERRATA_i88)) |
f31cc962 | 1694 | p->dma_write(sys_cf, OCP_SYSCONFIG, 0); |
97b7f715 | 1695 | |
f8151e5c AG |
1696 | return 0; |
1697 | } | |
1698 | EXPORT_SYMBOL(omap_stop_dma_chain_transfers); | |
1699 | ||
1700 | /* Get the index of the ongoing DMA in chain */ | |
1701 | /** | |
1702 | * @brief omap_get_dma_chain_index - Get the element and frame index | |
1703 | * of the ongoing DMA in chain | |
1704 | * | |
1705 | * @param chain_id | |
1706 | * @param ei - Element index | |
1707 | * @param fi - Frame index | |
1708 | * | |
1709 | * @return - Success : 0 | |
1710 | * Failure : -EINVAL | |
1711 | */ | |
1712 | int omap_get_dma_chain_index(int chain_id, int *ei, int *fi) | |
1713 | { | |
1714 | int lch; | |
1715 | int *channels; | |
1716 | ||
1717 | /* Check for input params */ | |
4d96372e | 1718 | if (unlikely((chain_id < 0 || chain_id >= dma_lch_count))) { |
f8151e5c AG |
1719 | printk(KERN_ERR "Invalid chain id\n"); |
1720 | return -EINVAL; | |
1721 | } | |
1722 | ||
1723 | /* Check if the chain exists */ | |
1724 | if (dma_linked_lch[chain_id].linked_dmach_q == NULL) { | |
1725 | printk(KERN_ERR "Chain doesn't exists\n"); | |
1726 | return -EINVAL; | |
1727 | } | |
1728 | if ((!ei) || (!fi)) | |
1729 | return -EINVAL; | |
1730 | ||
1731 | channels = dma_linked_lch[chain_id].linked_dmach_q; | |
1732 | ||
1733 | /* Get the current channel */ | |
1734 | lch = channels[dma_linked_lch[chain_id].q_head]; | |
1735 | ||
f31cc962 MK |
1736 | *ei = p->dma_read(CCEN, lch); |
1737 | *fi = p->dma_read(CCFN, lch); | |
f8151e5c AG |
1738 | |
1739 | return 0; | |
1740 | } | |
1741 | EXPORT_SYMBOL(omap_get_dma_chain_index); | |
1742 | ||
1743 | /** | |
1744 | * @brief omap_get_dma_chain_dst_pos - Get the destination position of the | |
1745 | * ongoing DMA in chain | |
1746 | * | |
1747 | * @param chain_id | |
1748 | * | |
1749 | * @return - Success : Destination position | |
1750 | * Failure : -EINVAL | |
1751 | */ | |
1752 | int omap_get_dma_chain_dst_pos(int chain_id) | |
1753 | { | |
1754 | int lch; | |
1755 | int *channels; | |
1756 | ||
1757 | /* Check for input params */ | |
4d96372e | 1758 | if (unlikely((chain_id < 0 || chain_id >= dma_lch_count))) { |
f8151e5c AG |
1759 | printk(KERN_ERR "Invalid chain id\n"); |
1760 | return -EINVAL; | |
1761 | } | |
1762 | ||
1763 | /* Check if the chain exists */ | |
1764 | if (dma_linked_lch[chain_id].linked_dmach_q == NULL) { | |
1765 | printk(KERN_ERR "Chain doesn't exists\n"); | |
1766 | return -EINVAL; | |
1767 | } | |
1768 | ||
1769 | channels = dma_linked_lch[chain_id].linked_dmach_q; | |
1770 | ||
1771 | /* Get the current channel */ | |
1772 | lch = channels[dma_linked_lch[chain_id].q_head]; | |
1773 | ||
f31cc962 | 1774 | return p->dma_read(CDAC, lch); |
f8151e5c AG |
1775 | } |
1776 | EXPORT_SYMBOL(omap_get_dma_chain_dst_pos); | |
1777 | ||
1778 | /** | |
1779 | * @brief omap_get_dma_chain_src_pos - Get the source position | |
1780 | * of the ongoing DMA in chain | |
1781 | * @param chain_id | |
1782 | * | |
1783 | * @return - Success : Destination position | |
1784 | * Failure : -EINVAL | |
1785 | */ | |
1786 | int omap_get_dma_chain_src_pos(int chain_id) | |
1787 | { | |
1788 | int lch; | |
1789 | int *channels; | |
1790 | ||
1791 | /* Check for input params */ | |
4d96372e | 1792 | if (unlikely((chain_id < 0 || chain_id >= dma_lch_count))) { |
f8151e5c AG |
1793 | printk(KERN_ERR "Invalid chain id\n"); |
1794 | return -EINVAL; | |
1795 | } | |
1796 | ||
1797 | /* Check if the chain exists */ | |
1798 | if (dma_linked_lch[chain_id].linked_dmach_q == NULL) { | |
1799 | printk(KERN_ERR "Chain doesn't exists\n"); | |
1800 | return -EINVAL; | |
1801 | } | |
1802 | ||
1803 | channels = dma_linked_lch[chain_id].linked_dmach_q; | |
1804 | ||
1805 | /* Get the current channel */ | |
1806 | lch = channels[dma_linked_lch[chain_id].q_head]; | |
1807 | ||
f31cc962 | 1808 | return p->dma_read(CSAC, lch); |
f8151e5c AG |
1809 | } |
1810 | EXPORT_SYMBOL(omap_get_dma_chain_src_pos); | |
97b7f715 | 1811 | #endif /* ifndef CONFIG_ARCH_OMAP1 */ |
f8151e5c | 1812 | |
1a8bfa1e TL |
1813 | /*----------------------------------------------------------------------------*/ |
1814 | ||
1815 | #ifdef CONFIG_ARCH_OMAP1 | |
1816 | ||
1817 | static int omap1_dma_handle_ch(int ch) | |
1818 | { | |
0499bdeb | 1819 | u32 csr; |
1a8bfa1e TL |
1820 | |
1821 | if (enable_1510_mode && ch >= 6) { | |
1822 | csr = dma_chan[ch].saved_csr; | |
1823 | dma_chan[ch].saved_csr = 0; | |
1824 | } else | |
f31cc962 | 1825 | csr = p->dma_read(CSR, ch); |
1a8bfa1e TL |
1826 | if (enable_1510_mode && ch <= 2 && (csr >> 7) != 0) { |
1827 | dma_chan[ch + 6].saved_csr = csr >> 7; | |
1828 | csr &= 0x7f; | |
1829 | } | |
1830 | if ((csr & 0x3f) == 0) | |
1831 | return 0; | |
1832 | if (unlikely(dma_chan[ch].dev_id == -1)) { | |
7852ec05 PW |
1833 | pr_warn("Spurious interrupt from DMA channel %d (CSR %04x)\n", |
1834 | ch, csr); | |
1a8bfa1e TL |
1835 | return 0; |
1836 | } | |
7ff879db | 1837 | if (unlikely(csr & OMAP1_DMA_TOUT_IRQ)) |
7852ec05 | 1838 | pr_warn("DMA timeout with device %d\n", dma_chan[ch].dev_id); |
1a8bfa1e | 1839 | if (unlikely(csr & OMAP_DMA_DROP_IRQ)) |
7852ec05 PW |
1840 | pr_warn("DMA synchronization event drop occurred with device %d\n", |
1841 | dma_chan[ch].dev_id); | |
1a8bfa1e TL |
1842 | if (likely(csr & OMAP_DMA_BLOCK_IRQ)) |
1843 | dma_chan[ch].flags &= ~OMAP_DMA_ACTIVE; | |
1844 | if (likely(dma_chan[ch].callback != NULL)) | |
1845 | dma_chan[ch].callback(ch, csr, dma_chan[ch].data); | |
97b7f715 | 1846 | |
1a8bfa1e TL |
1847 | return 1; |
1848 | } | |
1849 | ||
0cd61b68 | 1850 | static irqreturn_t omap1_dma_irq_handler(int irq, void *dev_id) |
1a8bfa1e TL |
1851 | { |
1852 | int ch = ((int) dev_id) - 1; | |
1853 | int handled = 0; | |
1854 | ||
1855 | for (;;) { | |
1856 | int handled_now = 0; | |
1857 | ||
1858 | handled_now += omap1_dma_handle_ch(ch); | |
1859 | if (enable_1510_mode && dma_chan[ch + 6].saved_csr) | |
1860 | handled_now += omap1_dma_handle_ch(ch + 6); | |
1861 | if (!handled_now) | |
1862 | break; | |
1863 | handled += handled_now; | |
1864 | } | |
1865 | ||
1866 | return handled ? IRQ_HANDLED : IRQ_NONE; | |
1867 | } | |
1868 | ||
1869 | #else | |
1870 | #define omap1_dma_irq_handler NULL | |
1871 | #endif | |
1872 | ||
140455fa | 1873 | #ifdef CONFIG_ARCH_OMAP2PLUS |
1a8bfa1e TL |
1874 | |
1875 | static int omap2_dma_handle_ch(int ch) | |
1876 | { | |
f31cc962 | 1877 | u32 status = p->dma_read(CSR, ch); |
1a8bfa1e | 1878 | |
3151369d JY |
1879 | if (!status) { |
1880 | if (printk_ratelimit()) | |
7852ec05 | 1881 | pr_warn("Spurious DMA IRQ for lch %d\n", ch); |
f31cc962 | 1882 | p->dma_write(1 << ch, IRQSTATUS_L0, ch); |
1a8bfa1e | 1883 | return 0; |
3151369d JY |
1884 | } |
1885 | if (unlikely(dma_chan[ch].dev_id == -1)) { | |
1886 | if (printk_ratelimit()) | |
7852ec05 PW |
1887 | pr_warn("IRQ %04x for non-allocated DMA channel %d\n", |
1888 | status, ch); | |
1a8bfa1e | 1889 | return 0; |
3151369d | 1890 | } |
1a8bfa1e | 1891 | if (unlikely(status & OMAP_DMA_DROP_IRQ)) |
7852ec05 PW |
1892 | pr_info("DMA synchronization event drop occurred with device %d\n", |
1893 | dma_chan[ch].dev_id); | |
a50f18c7 | 1894 | if (unlikely(status & OMAP2_DMA_TRANS_ERR_IRQ)) { |
1a8bfa1e TL |
1895 | printk(KERN_INFO "DMA transaction error with device %d\n", |
1896 | dma_chan[ch].dev_id); | |
d3c9be2f | 1897 | if (IS_DMA_ERRATA(DMA_ERRATA_i378)) { |
a50f18c7 SS |
1898 | u32 ccr; |
1899 | ||
f31cc962 | 1900 | ccr = p->dma_read(CCR, ch); |
a50f18c7 | 1901 | ccr &= ~OMAP_DMA_CCR_EN; |
f31cc962 | 1902 | p->dma_write(ccr, CCR, ch); |
a50f18c7 SS |
1903 | dma_chan[ch].flags &= ~OMAP_DMA_ACTIVE; |
1904 | } | |
1905 | } | |
7ff879db TL |
1906 | if (unlikely(status & OMAP2_DMA_SECURE_ERR_IRQ)) |
1907 | printk(KERN_INFO "DMA secure error with device %d\n", | |
1908 | dma_chan[ch].dev_id); | |
1909 | if (unlikely(status & OMAP2_DMA_MISALIGNED_ERR_IRQ)) | |
1910 | printk(KERN_INFO "DMA misaligned error with device %d\n", | |
1911 | dma_chan[ch].dev_id); | |
1a8bfa1e | 1912 | |
4fb699b4 | 1913 | p->dma_write(status, CSR, ch); |
f31cc962 | 1914 | p->dma_write(1 << ch, IRQSTATUS_L0, ch); |
e860e6da | 1915 | /* read back the register to flush the write */ |
f31cc962 | 1916 | p->dma_read(IRQSTATUS_L0, ch); |
1a8bfa1e | 1917 | |
f8151e5c AG |
1918 | /* If the ch is not chained then chain_id will be -1 */ |
1919 | if (dma_chan[ch].chain_id != -1) { | |
1920 | int chain_id = dma_chan[ch].chain_id; | |
1921 | dma_chan[ch].state = DMA_CH_NOTSTARTED; | |
f31cc962 | 1922 | if (p->dma_read(CLNK_CTRL, ch) & (1 << 15)) |
f8151e5c AG |
1923 | dma_chan[dma_chan[ch].next_linked_ch].state = |
1924 | DMA_CH_STARTED; | |
1925 | if (dma_linked_lch[chain_id].chain_mode == | |
1926 | OMAP_DMA_DYNAMIC_CHAIN) | |
1927 | disable_lnk(ch); | |
1928 | ||
1929 | if (!OMAP_DMA_CHAIN_QEMPTY(chain_id)) | |
1930 | OMAP_DMA_CHAIN_INCQHEAD(chain_id); | |
1931 | ||
f31cc962 | 1932 | status = p->dma_read(CSR, ch); |
4fb699b4 | 1933 | p->dma_write(status, CSR, ch); |
f8151e5c AG |
1934 | } |
1935 | ||
538528de JN |
1936 | if (likely(dma_chan[ch].callback != NULL)) |
1937 | dma_chan[ch].callback(ch, status, dma_chan[ch].data); | |
f8151e5c | 1938 | |
1a8bfa1e TL |
1939 | return 0; |
1940 | } | |
1941 | ||
1942 | /* STATUS register count is from 1-32 while our is 0-31 */ | |
0cd61b68 | 1943 | static irqreturn_t omap2_dma_irq_handler(int irq, void *dev_id) |
1a8bfa1e | 1944 | { |
52176e70 | 1945 | u32 val, enable_reg; |
1a8bfa1e TL |
1946 | int i; |
1947 | ||
f31cc962 | 1948 | val = p->dma_read(IRQSTATUS_L0, 0); |
3151369d JY |
1949 | if (val == 0) { |
1950 | if (printk_ratelimit()) | |
1951 | printk(KERN_WARNING "Spurious DMA IRQ\n"); | |
1952 | return IRQ_HANDLED; | |
1953 | } | |
f31cc962 | 1954 | enable_reg = p->dma_read(IRQENABLE_L0, 0); |
52176e70 | 1955 | val &= enable_reg; /* Dispatch only relevant interrupts */ |
4d96372e | 1956 | for (i = 0; i < dma_lch_count && val != 0; i++) { |
3151369d JY |
1957 | if (val & 1) |
1958 | omap2_dma_handle_ch(i); | |
1959 | val >>= 1; | |
1a8bfa1e TL |
1960 | } |
1961 | ||
1962 | return IRQ_HANDLED; | |
1963 | } | |
1964 | ||
1965 | static struct irqaction omap24xx_dma_irq = { | |
1966 | .name = "DMA", | |
1967 | .handler = omap2_dma_irq_handler, | |
1a8bfa1e TL |
1968 | }; |
1969 | ||
1970 | #else | |
1971 | static struct irqaction omap24xx_dma_irq; | |
1972 | #endif | |
1973 | ||
1974 | /*----------------------------------------------------------------------------*/ | |
5e1c5ff4 | 1975 | |
f2d11858 TK |
1976 | void omap_dma_global_context_save(void) |
1977 | { | |
1978 | omap_dma_global_context.dma_irqenable_l0 = | |
f31cc962 | 1979 | p->dma_read(IRQENABLE_L0, 0); |
f2d11858 | 1980 | omap_dma_global_context.dma_ocp_sysconfig = |
f31cc962 MK |
1981 | p->dma_read(OCP_SYSCONFIG, 0); |
1982 | omap_dma_global_context.dma_gcr = p->dma_read(GCR, 0); | |
f2d11858 TK |
1983 | } |
1984 | ||
1985 | void omap_dma_global_context_restore(void) | |
1986 | { | |
bf07c9f2 AK |
1987 | int ch; |
1988 | ||
f31cc962 MK |
1989 | p->dma_write(omap_dma_global_context.dma_gcr, GCR, 0); |
1990 | p->dma_write(omap_dma_global_context.dma_ocp_sysconfig, | |
a4c537c7 | 1991 | OCP_SYSCONFIG, 0); |
f31cc962 | 1992 | p->dma_write(omap_dma_global_context.dma_irqenable_l0, |
a4c537c7 | 1993 | IRQENABLE_L0, 0); |
f2d11858 | 1994 | |
d3c9be2f | 1995 | if (IS_DMA_ERRATA(DMA_ROMCODE_BUG)) |
f31cc962 | 1996 | p->dma_write(0x3 , IRQSTATUS_L0, 0); |
bf07c9f2 AK |
1997 | |
1998 | for (ch = 0; ch < dma_chan_count; ch++) | |
1999 | if (dma_chan[ch].dev_id != -1) | |
2000 | omap_clear_dma(ch); | |
f2d11858 TK |
2001 | } |
2002 | ||
351a102d | 2003 | static int omap_system_dma_probe(struct platform_device *pdev) |
d3c9be2f | 2004 | { |
f31cc962 MK |
2005 | int ch, ret = 0; |
2006 | int dma_irq; | |
2007 | char irq_name[4]; | |
2008 | int irq_rel; | |
2009 | ||
2010 | p = pdev->dev.platform_data; | |
2011 | if (!p) { | |
7852ec05 PW |
2012 | dev_err(&pdev->dev, |
2013 | "%s: System DMA initialized without platform data\n", | |
2014 | __func__); | |
f31cc962 | 2015 | return -EINVAL; |
0499bdeb | 2016 | } |
4d96372e | 2017 | |
f31cc962 MK |
2018 | d = p->dma_attr; |
2019 | errata = p->errata; | |
a4c537c7 | 2020 | |
f31cc962 | 2021 | if ((d->dev_caps & RESERVE_CHANNEL) && omap_dma_reserve_channels |
e78f9606 | 2022 | && (omap_dma_reserve_channels < d->lch_count)) |
f31cc962 | 2023 | d->lch_count = omap_dma_reserve_channels; |
2263f022 | 2024 | |
f31cc962 MK |
2025 | dma_lch_count = d->lch_count; |
2026 | dma_chan_count = dma_lch_count; | |
2027 | dma_chan = d->chan; | |
2028 | enable_1510_mode = d->dev_caps & ENABLE_1510_MODE; | |
4d96372e | 2029 | |
82809601 | 2030 | if (dma_omap2plus()) { |
4d96372e TL |
2031 | dma_linked_lch = kzalloc(sizeof(struct dma_link_info) * |
2032 | dma_lch_count, GFP_KERNEL); | |
2033 | if (!dma_linked_lch) { | |
f31cc962 MK |
2034 | ret = -ENOMEM; |
2035 | goto exit_dma_lch_fail; | |
4d96372e TL |
2036 | } |
2037 | } | |
2038 | ||
5e1c5ff4 | 2039 | spin_lock_init(&dma_chan_lock); |
5e1c5ff4 | 2040 | for (ch = 0; ch < dma_chan_count; ch++) { |
1a8bfa1e | 2041 | omap_clear_dma(ch); |
82809601 | 2042 | if (dma_omap2plus()) |
ada8d4a5 MW |
2043 | omap2_disable_irq_lch(ch); |
2044 | ||
5e1c5ff4 TL |
2045 | dma_chan[ch].dev_id = -1; |
2046 | dma_chan[ch].next_lch = -1; | |
2047 | ||
2048 | if (ch >= 6 && enable_1510_mode) | |
2049 | continue; | |
2050 | ||
82809601 | 2051 | if (dma_omap1()) { |
97b7f715 TL |
2052 | /* |
2053 | * request_irq() doesn't like dev_id (ie. ch) being | |
2054 | * zero, so we have to kludge around this. | |
2055 | */ | |
f31cc962 MK |
2056 | sprintf(&irq_name[0], "%d", ch); |
2057 | dma_irq = platform_get_irq_byname(pdev, irq_name); | |
2058 | ||
2059 | if (dma_irq < 0) { | |
2060 | ret = dma_irq; | |
2061 | goto exit_dma_irq_fail; | |
2062 | } | |
2063 | ||
2064 | /* INT_DMA_LCD is handled in lcd_dma.c */ | |
2065 | if (dma_irq == INT_DMA_LCD) | |
2066 | continue; | |
2067 | ||
2068 | ret = request_irq(dma_irq, | |
1a8bfa1e TL |
2069 | omap1_dma_irq_handler, 0, "DMA", |
2070 | (void *) (ch + 1)); | |
f31cc962 MK |
2071 | if (ret != 0) |
2072 | goto exit_dma_irq_fail; | |
1a8bfa1e TL |
2073 | } |
2074 | } | |
2075 | ||
82809601 | 2076 | if (d->dev_caps & IS_RW_PRIORITY) |
f8151e5c AG |
2077 | omap_dma_set_global_params(DMA_DEFAULT_ARB_RATE, |
2078 | DMA_DEFAULT_FIFO_DEPTH, 0); | |
2079 | ||
82809601 | 2080 | if (dma_omap2plus()) { |
f31cc962 MK |
2081 | strcpy(irq_name, "0"); |
2082 | dma_irq = platform_get_irq_byname(pdev, irq_name); | |
2083 | if (dma_irq < 0) { | |
2084 | dev_err(&pdev->dev, "failed: request IRQ %d", dma_irq); | |
94b1d617 | 2085 | ret = dma_irq; |
f31cc962 MK |
2086 | goto exit_dma_lch_fail; |
2087 | } | |
2088 | ret = setup_irq(dma_irq, &omap24xx_dma_irq); | |
2089 | if (ret) { | |
7852ec05 PW |
2090 | dev_err(&pdev->dev, "set_up failed for IRQ %d for DMA (error %d)\n", |
2091 | dma_irq, ret); | |
f31cc962 | 2092 | goto exit_dma_lch_fail; |
ba50ea7e | 2093 | } |
aecedb94 KJ |
2094 | } |
2095 | ||
82809601 TL |
2096 | /* reserve dma channels 0 and 1 in high security devices on 34xx */ |
2097 | if (d->dev_caps & HS_CHANNELS_RESERVED) { | |
7852ec05 | 2098 | pr_info("Reserving DMA channels 0 and 1 for HS ROM code\n"); |
f31cc962 MK |
2099 | dma_chan[0].dev_id = 0; |
2100 | dma_chan[1].dev_id = 1; | |
2101 | } | |
2102 | p->show_dma_caps(); | |
5e1c5ff4 | 2103 | return 0; |
7e9bf847 | 2104 | |
f31cc962 | 2105 | exit_dma_irq_fail: |
7852ec05 PW |
2106 | dev_err(&pdev->dev, "unable to request IRQ %d for DMA (error %d)\n", |
2107 | dma_irq, ret); | |
f31cc962 MK |
2108 | for (irq_rel = 0; irq_rel < ch; irq_rel++) { |
2109 | dma_irq = platform_get_irq(pdev, irq_rel); | |
2110 | free_irq(dma_irq, (void *)(irq_rel + 1)); | |
2111 | } | |
2112 | ||
2113 | exit_dma_lch_fail: | |
7e9bf847 | 2114 | kfree(dma_chan); |
f31cc962 MK |
2115 | return ret; |
2116 | } | |
7e9bf847 | 2117 | |
351a102d | 2118 | static int omap_system_dma_remove(struct platform_device *pdev) |
f31cc962 MK |
2119 | { |
2120 | int dma_irq; | |
7e9bf847 | 2121 | |
82809601 | 2122 | if (dma_omap2plus()) { |
f31cc962 MK |
2123 | char irq_name[4]; |
2124 | strcpy(irq_name, "0"); | |
2125 | dma_irq = platform_get_irq_byname(pdev, irq_name); | |
2126 | remove_irq(dma_irq, &omap24xx_dma_irq); | |
2127 | } else { | |
2128 | int irq_rel = 0; | |
2129 | for ( ; irq_rel < dma_chan_count; irq_rel++) { | |
2130 | dma_irq = platform_get_irq(pdev, irq_rel); | |
2131 | free_irq(dma_irq, (void *)(irq_rel + 1)); | |
2132 | } | |
2133 | } | |
f31cc962 MK |
2134 | kfree(dma_chan); |
2135 | return 0; | |
2136 | } | |
2137 | ||
2138 | static struct platform_driver omap_system_dma_driver = { | |
2139 | .probe = omap_system_dma_probe, | |
351a102d | 2140 | .remove = omap_system_dma_remove, |
f31cc962 MK |
2141 | .driver = { |
2142 | .name = "omap_dma_system" | |
2143 | }, | |
2144 | }; | |
2145 | ||
2146 | static int __init omap_system_dma_init(void) | |
2147 | { | |
2148 | return platform_driver_register(&omap_system_dma_driver); | |
2149 | } | |
2150 | arch_initcall(omap_system_dma_init); | |
2151 | ||
2152 | static void __exit omap_system_dma_exit(void) | |
2153 | { | |
2154 | platform_driver_unregister(&omap_system_dma_driver); | |
5e1c5ff4 TL |
2155 | } |
2156 | ||
f31cc962 MK |
2157 | MODULE_DESCRIPTION("OMAP SYSTEM DMA DRIVER"); |
2158 | MODULE_LICENSE("GPL"); | |
2159 | MODULE_ALIAS("platform:" DRIVER_NAME); | |
2160 | MODULE_AUTHOR("Texas Instruments Inc"); | |
5e1c5ff4 | 2161 | |
2263f022 SS |
2162 | /* |
2163 | * Reserve the omap SDMA channels using cmdline bootarg | |
2164 | * "omap_dma_reserve_ch=". The valid range is 1 to 32 | |
2165 | */ | |
2166 | static int __init omap_dma_cmdline_reserve_ch(char *str) | |
2167 | { | |
2168 | if (get_option(&str, &omap_dma_reserve_channels) != 1) | |
2169 | omap_dma_reserve_channels = 0; | |
2170 | return 1; | |
2171 | } | |
2172 | ||
2173 | __setup("omap_dma_reserve_ch=", omap_dma_cmdline_reserve_ch); | |
2174 | ||
5e1c5ff4 | 2175 |