]>
Commit | Line | Data |
---|---|---|
9839c6b8 | 1 | /* |
a09e64fb | 2 | * arch/arm/plat-omap/include/mach/dmtimer.h |
9839c6b8 TL |
3 | * |
4 | * OMAP Dual-Mode Timers | |
5 | * | |
6 | * Copyright (C) 2005 Nokia Corporation | |
7 | * Author: Lauri Leukkunen <lauri.leukkunen@nokia.com> | |
77900a2f | 8 | * PWM and clock framwork support by Timo Teras. |
9839c6b8 TL |
9 | * |
10 | * This program is free software; you can redistribute it and/or modify it | |
11 | * under the terms of the GNU General Public License as published by the | |
12 | * Free Software Foundation; either version 2 of the License, or (at your | |
13 | * option) any later version. | |
14 | * | |
15 | * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED | |
16 | * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF | |
17 | * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN | |
18 | * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, | |
19 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT | |
20 | * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
21 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF | |
22 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
23 | * | |
24 | * You should have received a copy of the GNU General Public License along | |
25 | * with this program; if not, write to the Free Software Foundation, Inc., | |
26 | * 675 Mass Ave, Cambridge, MA 02139, USA. | |
27 | */ | |
28 | ||
77900a2f TT |
29 | #ifndef __ASM_ARCH_DMTIMER_H |
30 | #define __ASM_ARCH_DMTIMER_H | |
9839c6b8 | 31 | |
77900a2f TT |
32 | /* clock sources */ |
33 | #define OMAP_TIMER_SRC_SYS_CLK 0x00 | |
34 | #define OMAP_TIMER_SRC_32_KHZ 0x01 | |
35 | #define OMAP_TIMER_SRC_EXT_CLK 0x02 | |
9839c6b8 | 36 | |
77900a2f TT |
37 | /* timer interrupt enable bits */ |
38 | #define OMAP_TIMER_INT_CAPTURE (1 << 2) | |
39 | #define OMAP_TIMER_INT_OVERFLOW (1 << 1) | |
40 | #define OMAP_TIMER_INT_MATCH (1 << 0) | |
9839c6b8 | 41 | |
77900a2f TT |
42 | /* trigger types */ |
43 | #define OMAP_TIMER_TRIGGER_NONE 0x00 | |
44 | #define OMAP_TIMER_TRIGGER_OVERFLOW 0x01 | |
45 | #define OMAP_TIMER_TRIGGER_OVERFLOW_AND_COMPARE 0x02 | |
9839c6b8 | 46 | |
77900a2f TT |
47 | struct omap_dm_timer; |
48 | struct clk; | |
9839c6b8 | 49 | |
77900a2f | 50 | int omap_dm_timer_init(void); |
9839c6b8 | 51 | |
77900a2f TT |
52 | struct omap_dm_timer *omap_dm_timer_request(void); |
53 | struct omap_dm_timer *omap_dm_timer_request_specific(int timer_id); | |
9839c6b8 | 54 | void omap_dm_timer_free(struct omap_dm_timer *timer); |
12583a70 TT |
55 | void omap_dm_timer_enable(struct omap_dm_timer *timer); |
56 | void omap_dm_timer_disable(struct omap_dm_timer *timer); | |
9839c6b8 | 57 | |
77900a2f TT |
58 | int omap_dm_timer_get_irq(struct omap_dm_timer *timer); |
59 | ||
60 | u32 omap_dm_timer_modify_idlect_mask(u32 inputmask); | |
61 | struct clk *omap_dm_timer_get_fclk(struct omap_dm_timer *timer); | |
9839c6b8 TL |
62 | |
63 | void omap_dm_timer_trigger(struct omap_dm_timer *timer); | |
64 | void omap_dm_timer_start(struct omap_dm_timer *timer); | |
65 | void omap_dm_timer_stop(struct omap_dm_timer *timer); | |
66 | ||
f248076c | 67 | int omap_dm_timer_set_source(struct omap_dm_timer *timer, int source); |
77900a2f | 68 | void omap_dm_timer_set_load(struct omap_dm_timer *timer, int autoreload, unsigned int value); |
3fddd09e | 69 | void omap_dm_timer_set_load_start(struct omap_dm_timer *timer, int autoreload, unsigned int value); |
77900a2f TT |
70 | void omap_dm_timer_set_match(struct omap_dm_timer *timer, int enable, unsigned int match); |
71 | void omap_dm_timer_set_pwm(struct omap_dm_timer *timer, int def_on, int toggle, int trigger); | |
72 | void omap_dm_timer_set_prescaler(struct omap_dm_timer *timer, int prescaler); | |
73 | ||
74 | void omap_dm_timer_set_int_enable(struct omap_dm_timer *timer, unsigned int value); | |
9839c6b8 TL |
75 | |
76 | unsigned int omap_dm_timer_read_status(struct omap_dm_timer *timer); | |
77 | void omap_dm_timer_write_status(struct omap_dm_timer *timer, unsigned int value); | |
9839c6b8 | 78 | unsigned int omap_dm_timer_read_counter(struct omap_dm_timer *timer); |
83379c81 | 79 | void omap_dm_timer_write_counter(struct omap_dm_timer *timer, unsigned int value); |
9839c6b8 TL |
80 | |
81 | int omap_dm_timers_active(void); | |
82 | ||
77900a2f TT |
83 | |
84 | #endif /* __ASM_ARCH_DMTIMER_H */ |