]>
Commit | Line | Data |
---|---|---|
8777297b KS |
1 | /* |
2 | * MMC definitions for OMAP2 | |
3 | * | |
4 | * Copyright (C) 2006 Nokia Corporation | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | */ | |
10 | ||
11 | #ifndef __OMAP2_MMC_H | |
12 | #define __OMAP2_MMC_H | |
13 | ||
14 | #include <linux/types.h> | |
15 | #include <linux/device.h> | |
16 | #include <linux/mmc/host.h> | |
17 | ||
a09e64fb | 18 | #include <mach/board.h> |
0a4b53a2 | 19 | |
d8874665 TL |
20 | #define OMAP15XX_NR_MMC 1 |
21 | #define OMAP16XX_NR_MMC 2 | |
22 | #define OMAP1_MMC_SIZE 0x080 | |
23 | #define OMAP1_MMC1_BASE 0xfffb7800 | |
24 | #define OMAP1_MMC2_BASE 0xfffb7c00 /* omap16xx only */ | |
25 | ||
26 | #define OMAP24XX_NR_MMC 2 | |
27 | #define OMAP34XX_NR_MMC 3 | |
28 | #define OMAP2420_MMC_SIZE OMAP1_MMC_SIZE | |
29 | #define HSMMC_SIZE 0x200 | |
30 | #define OMAP2_MMC1_BASE 0x4809c000 | |
31 | #define OMAP2_MMC2_BASE 0x480b4000 | |
32 | #define OMAP3_MMC3_BASE 0x480ad000 | |
33 | #define HSMMC3 (1 << 2) | |
34 | #define HSMMC2 (1 << 1) | |
35 | #define HSMMC1 (1 << 0) | |
36 | ||
8777297b KS |
37 | #define OMAP_MMC_MAX_SLOTS 2 |
38 | ||
39 | struct omap_mmc_platform_data { | |
01971f65 DB |
40 | /* back-link to device */ |
41 | struct device *dev; | |
abfbe5f7 | 42 | |
d8874665 | 43 | /* number of slots per controller */ |
8777297b | 44 | unsigned nr_slots:2; |
0a4b53a2 | 45 | |
8777297b KS |
46 | /* set if your board has components or wiring that limits the |
47 | * maximum frequency on the MMC bus */ | |
48 | unsigned int max_freq; | |
49 | ||
50 | /* switch the bus to a new slot */ | |
51 | int (* switch_slot)(struct device *dev, int slot); | |
52 | /* initialize board-specific MMC functionality, can be NULL if | |
53 | * not supported */ | |
54 | int (* init)(struct device *dev); | |
55 | void (* cleanup)(struct device *dev); | |
0a4b53a2 TL |
56 | void (* shutdown)(struct device *dev); |
57 | ||
58 | /* To handle board related suspend/resume functionality for MMC */ | |
59 | int (*suspend)(struct device *dev, int slot); | |
60 | int (*resume)(struct device *dev, int slot); | |
8777297b | 61 | |
1887bde3 DK |
62 | /* Return context loss count due to PM states changing */ |
63 | int (*get_context_loss_count)(struct device *dev); | |
64 | ||
d8874665 TL |
65 | u64 dma_mask; |
66 | ||
8777297b | 67 | struct omap_mmc_slot_data { |
d8874665 | 68 | |
90c62bf0 TL |
69 | /* 4 wire signaling is optional, and is used for SD/SDIO/HSMMC; |
70 | * 8 wire signaling is also optional, and is used with HSMMC | |
71 | */ | |
72 | u8 wires; | |
73 | ||
d8874665 TL |
74 | /* |
75 | * nomux means "standard" muxing is wrong on this board, and | |
76 | * that board-specific code handled it before common init logic. | |
77 | */ | |
78 | unsigned nomux:1; | |
79 | ||
80 | /* switch pin can be for card detect (default) or card cover */ | |
81 | unsigned cover:1; | |
82 | ||
d8874665 TL |
83 | /* use the internal clock */ |
84 | unsigned internal_clock:1; | |
90c62bf0 | 85 | |
23d99bb9 AH |
86 | /* nonremovable e.g. eMMC */ |
87 | unsigned nonremovable:1; | |
88 | ||
90c62bf0 TL |
89 | int switch_pin; /* gpio (card detect) */ |
90 | int gpio_wp; /* gpio (write protect) */ | |
d8874665 | 91 | |
8777297b KS |
92 | int (* set_bus_mode)(struct device *dev, int slot, int bus_mode); |
93 | int (* set_power)(struct device *dev, int slot, int power_on, int vdd); | |
94 | int (* get_ro)(struct device *dev, int slot); | |
95 | ||
96 | /* return MMC cover switch state, can be NULL if not supported. | |
97 | * | |
98 | * possible return values: | |
d8874665 TL |
99 | * 0 - closed |
100 | * 1 - open | |
8777297b KS |
101 | */ |
102 | int (* get_cover_state)(struct device *dev, int slot); | |
103 | ||
104 | const char *name; | |
105 | u32 ocr_mask; | |
0a4b53a2 TL |
106 | |
107 | /* Card detection IRQs */ | |
108 | int card_detect_irq; | |
109 | int (* card_detect)(int irq); | |
110 | ||
111 | unsigned int ban_openended:1; | |
112 | ||
8777297b KS |
113 | } slots[OMAP_MMC_MAX_SLOTS]; |
114 | }; | |
115 | ||
8777297b | 116 | /* called from board-specific card detection service routine */ |
8777297b KS |
117 | extern void omap_mmc_notify_cover_event(struct device *dev, int slot, int is_closed); |
118 | ||
d8874665 TL |
119 | #if defined(CONFIG_MMC_OMAP) || defined(CONFIG_MMC_OMAP_MODULE) || \ |
120 | defined(CONFIG_MMC_OMAP_HS) || defined(CONFIG_MMC_OMAP_HS_MODULE) | |
121 | void omap1_init_mmc(struct omap_mmc_platform_data **mmc_data, | |
122 | int nr_controllers); | |
123 | void omap2_init_mmc(struct omap_mmc_platform_data **mmc_data, | |
124 | int nr_controllers); | |
0dffb5c5 TL |
125 | int omap_mmc_add(const char *name, int id, unsigned long base, |
126 | unsigned long size, unsigned int irq, | |
127 | struct omap_mmc_platform_data *data); | |
d8874665 TL |
128 | #else |
129 | static inline void omap1_init_mmc(struct omap_mmc_platform_data **mmc_data, | |
130 | int nr_controllers) | |
131 | { | |
132 | } | |
133 | static inline void omap2_init_mmc(struct omap_mmc_platform_data **mmc_data, | |
134 | int nr_controllers) | |
135 | { | |
136 | } | |
0dffb5c5 TL |
137 | static inline int omap_mmc_add(const char *name, int id, unsigned long base, |
138 | unsigned long size, unsigned int irq, | |
139 | struct omap_mmc_platform_data *data) | |
d8874665 TL |
140 | { |
141 | return 0; | |
142 | } | |
143 | ||
144 | #endif | |
8777297b | 145 | #endif |