]>
Commit | Line | Data |
---|---|---|
69d88a00 PW |
1 | #ifndef ____ASM_ARCH_SDRC_H |
2 | #define ____ASM_ARCH_SDRC_H | |
3 | ||
4 | /* | |
5 | * OMAP2/3 SDRC/SMS register definitions | |
6 | * | |
f2ab9977 PW |
7 | * Copyright (C) 2007-2008 Texas Instruments, Inc. |
8 | * Copyright (C) 2007-2008 Nokia Corporation | |
69d88a00 | 9 | * |
f2ab9977 PW |
10 | * Tony Lindgren |
11 | * Paul Walmsley | |
12 | * Richard Woodruff | |
69d88a00 PW |
13 | * |
14 | * This program is free software; you can redistribute it and/or modify | |
15 | * it under the terms of the GNU General Public License version 2 as | |
16 | * published by the Free Software Foundation. | |
17 | */ | |
18 | ||
a09e64fb | 19 | #include <mach/io.h> |
69d88a00 PW |
20 | |
21 | /* SDRC register offsets - read/write with sdrc_{read,write}_reg() */ | |
22 | ||
23 | #define SDRC_SYSCONFIG 0x010 | |
6dda2d4b TK |
24 | #define SDRC_CS_CFG 0x040 |
25 | #define SDRC_SHARING 0x044 | |
26 | #define SDRC_ERR_TYPE 0x04C | |
69d88a00 PW |
27 | #define SDRC_DLLA_CTRL 0x060 |
28 | #define SDRC_DLLA_STATUS 0x064 | |
29 | #define SDRC_DLLB_CTRL 0x068 | |
30 | #define SDRC_DLLB_STATUS 0x06C | |
31 | #define SDRC_POWER 0x070 | |
6dda2d4b | 32 | #define SDRC_MCFG_0 0x080 |
69d88a00 | 33 | #define SDRC_MR_0 0x084 |
6dda2d4b | 34 | #define SDRC_EMR2_0 0x08c |
cc26b3b0 SMK |
35 | #define SDRC_ACTIM_CTRL_A_0 0x09c |
36 | #define SDRC_ACTIM_CTRL_B_0 0x0a0 | |
69d88a00 | 37 | #define SDRC_RFR_CTRL_0 0x0a4 |
6dda2d4b TK |
38 | #define SDRC_MANUAL_0 0x0a8 |
39 | #define SDRC_MCFG_1 0x0B0 | |
58cda884 | 40 | #define SDRC_MR_1 0x0B4 |
6dda2d4b | 41 | #define SDRC_EMR2_1 0x0BC |
58cda884 JP |
42 | #define SDRC_ACTIM_CTRL_A_1 0x0C4 |
43 | #define SDRC_ACTIM_CTRL_B_1 0x0C8 | |
44 | #define SDRC_RFR_CTRL_1 0x0D4 | |
6dda2d4b | 45 | #define SDRC_MANUAL_1 0x0D8 |
69d88a00 PW |
46 | |
47 | /* | |
48 | * These values represent the number of memory clock cycles between | |
49 | * autorefresh initiation. They assume 1 refresh per 64 ms (JEDEC), 8192 | |
50 | * rows per device, and include a subtraction of a 50 cycle window in the | |
51 | * event that the autorefresh command is delayed due to other SDRC activity. | |
52 | * The '| 1' sets the ARE field to send one autorefresh when the autorefresh | |
53 | * counter reaches 0. | |
54 | * | |
55 | * These represent optimal values for common parts, it won't work for all. | |
56 | * As long as you scale down, most parameters are still work, they just | |
57 | * become sub-optimal. The RFR value goes in the opposite direction. If you | |
58 | * don't adjust it down as your clock period increases the refresh interval | |
59 | * will not be met. Setting all parameters for complete worst case may work, | |
60 | * but may cut memory performance by 2x. Due to errata the DLLs need to be | |
61 | * unlocked and their value needs run time calibration. A dynamic call is | |
62 | * need for that as no single right value exists acorss production samples. | |
63 | * | |
64 | * Only the FULL speed values are given. Current code is such that rate | |
65 | * changes must be made at DPLLoutx2. The actual value adjustment for low | |
66 | * frequency operation will be handled by omap_set_performance() | |
67 | * | |
68 | * By having the boot loader boot up in the fastest L4 speed available likely | |
69 | * will result in something which you can switch between. | |
70 | */ | |
71 | #define SDRC_RFR_CTRL_165MHz (0x00044c00 | 1) | |
72 | #define SDRC_RFR_CTRL_133MHz (0x0003de00 | 1) | |
73 | #define SDRC_RFR_CTRL_100MHz (0x0002da01 | 1) | |
74 | #define SDRC_RFR_CTRL_110MHz (0x0002da01 | 1) /* Need to calc */ | |
75 | #define SDRC_RFR_CTRL_BYPASS (0x00005000 | 1) /* Need to calc */ | |
76 | ||
77 | ||
78 | /* | |
79 | * SMS register access | |
80 | */ | |
81 | ||
f2ab9977 | 82 | #define OMAP242X_SMS_REGADDR(reg) \ |
233fd64e | 83 | (void __iomem *)OMAP2_L3_IO_ADDRESS(OMAP2420_SMS_BASE + reg) |
f2ab9977 | 84 | #define OMAP243X_SMS_REGADDR(reg) \ |
233fd64e | 85 | (void __iomem *)OMAP2_L3_IO_ADDRESS(OMAP243X_SMS_BASE + reg) |
f2ab9977 | 86 | #define OMAP343X_SMS_REGADDR(reg) \ |
233fd64e | 87 | (void __iomem *)OMAP2_L3_IO_ADDRESS(OMAP343X_SMS_BASE + reg) |
69d88a00 PW |
88 | |
89 | /* SMS register offsets - read/write with sms_{read,write}_reg() */ | |
90 | ||
91 | #define SMS_SYSCONFIG 0x010 | |
92 | /* REVISIT: fill in other SMS registers here */ | |
93 | ||
f2ab9977 | 94 | |
f8de9b2c PW |
95 | #ifndef __ASSEMBLER__ |
96 | ||
87246b75 PW |
97 | /** |
98 | * struct omap_sdrc_params - SDRC parameters for a given SDRC clock rate | |
99 | * @rate: SDRC clock rate (in Hz) | |
100 | * @actim_ctrla: Value to program to SDRC_ACTIM_CTRLA for this rate | |
101 | * @actim_ctrlb: Value to program to SDRC_ACTIM_CTRLB for this rate | |
102 | * @rfr_ctrl: Value to program to SDRC_RFR_CTRL for this rate | |
103 | * @mr: Value to program to SDRC_MR for this rate | |
104 | * | |
105 | * This structure holds a pre-computed set of register values for the | |
106 | * SDRC for a given SDRC clock rate and SDRAM chip. These are | |
107 | * intended to be pre-computed and specified in an array in the board-*.c | |
108 | * files. The structure is keyed off the 'rate' field. | |
109 | */ | |
110 | struct omap_sdrc_params { | |
111 | unsigned long rate; | |
112 | u32 actim_ctrla; | |
113 | u32 actim_ctrlb; | |
114 | u32 rfr_ctrl; | |
115 | u32 mr; | |
116 | }; | |
117 | ||
58cda884 JP |
118 | void __init omap2_sdrc_init(struct omap_sdrc_params *sdrc_cs0, |
119 | struct omap_sdrc_params *sdrc_cs1); | |
120 | int omap2_sdrc_get_params(unsigned long r, | |
121 | struct omap_sdrc_params **sdrc_cs0, | |
122 | struct omap_sdrc_params **sdrc_cs1); | |
f2ab9977 PW |
123 | |
124 | #ifdef CONFIG_ARCH_OMAP2 | |
125 | ||
f8de9b2c PW |
126 | struct memory_timings { |
127 | u32 m_type; /* ddr = 1, sdr = 0 */ | |
128 | u32 dll_mode; /* use lock mode = 1, unlock mode = 0 */ | |
129 | u32 slow_dll_ctrl; /* unlock mode, dll value for slow speed */ | |
130 | u32 fast_dll_ctrl; /* unlock mode, dll value for fast speed */ | |
131 | u32 base_cs; /* base chip select to use for calculations */ | |
132 | }; | |
133 | ||
f2ab9977 | 134 | extern void omap2xxx_sdrc_init_params(u32 force_lock_to_unlock_mode); |
f8de9b2c | 135 | |
f2ab9977 PW |
136 | u32 omap2xxx_sdrc_dll_is_unlocked(void); |
137 | u32 omap2xxx_sdrc_reprogram(u32 level, u32 force); | |
138 | ||
139 | #endif /* CONFIG_ARCH_OMAP2 */ | |
f8de9b2c | 140 | |
f2ab9977 | 141 | #endif /* __ASSEMBLER__ */ |
f8de9b2c | 142 | |
69d88a00 | 143 | #endif |