]>
Commit | Line | Data |
---|---|---|
8777297b KS |
1 | /* |
2 | * MMC definitions for OMAP2 | |
3 | * | |
4 | * Copyright (C) 2006 Nokia Corporation | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | */ | |
10 | ||
11 | #ifndef __OMAP2_MMC_H | |
12 | #define __OMAP2_MMC_H | |
13 | ||
14 | #include <linux/types.h> | |
15 | #include <linux/device.h> | |
16 | #include <linux/mmc/host.h> | |
17 | ||
ce491cf8 | 18 | #include <plat/board.h> |
0a4b53a2 | 19 | |
d8874665 TL |
20 | #define OMAP15XX_NR_MMC 1 |
21 | #define OMAP16XX_NR_MMC 2 | |
22 | #define OMAP1_MMC_SIZE 0x080 | |
23 | #define OMAP1_MMC1_BASE 0xfffb7800 | |
24 | #define OMAP1_MMC2_BASE 0xfffb7c00 /* omap16xx only */ | |
25 | ||
26 | #define OMAP24XX_NR_MMC 2 | |
27 | #define OMAP34XX_NR_MMC 3 | |
82cf818d | 28 | #define OMAP44XX_NR_MMC 5 |
d8874665 | 29 | #define OMAP2420_MMC_SIZE OMAP1_MMC_SIZE |
82cf818d | 30 | #define OMAP3_HSMMC_SIZE 0x200 |
31 | #define OMAP4_HSMMC_SIZE 0x1000 | |
d8874665 TL |
32 | #define OMAP2_MMC1_BASE 0x4809c000 |
33 | #define OMAP2_MMC2_BASE 0x480b4000 | |
34 | #define OMAP3_MMC3_BASE 0x480ad000 | |
82cf818d | 35 | #define OMAP4_MMC4_BASE 0x480d1000 |
36 | #define OMAP4_MMC5_BASE 0x480d5000 | |
37 | #define OMAP4_MMC_REG_OFFSET 0x100 | |
38 | #define HSMMC5 (1 << 4) | |
39 | #define HSMMC4 (1 << 3) | |
d8874665 TL |
40 | #define HSMMC3 (1 << 2) |
41 | #define HSMMC2 (1 << 1) | |
42 | #define HSMMC1 (1 << 0) | |
43 | ||
8777297b KS |
44 | #define OMAP_MMC_MAX_SLOTS 2 |
45 | ||
46 | struct omap_mmc_platform_data { | |
01971f65 DB |
47 | /* back-link to device */ |
48 | struct device *dev; | |
abfbe5f7 | 49 | |
d8874665 | 50 | /* number of slots per controller */ |
8777297b | 51 | unsigned nr_slots:2; |
0a4b53a2 | 52 | |
8777297b KS |
53 | /* set if your board has components or wiring that limits the |
54 | * maximum frequency on the MMC bus */ | |
55 | unsigned int max_freq; | |
56 | ||
57 | /* switch the bus to a new slot */ | |
db0fefc5 | 58 | int (*switch_slot)(struct device *dev, int slot); |
8777297b KS |
59 | /* initialize board-specific MMC functionality, can be NULL if |
60 | * not supported */ | |
db0fefc5 AH |
61 | int (*init)(struct device *dev); |
62 | void (*cleanup)(struct device *dev); | |
63 | void (*shutdown)(struct device *dev); | |
0a4b53a2 TL |
64 | |
65 | /* To handle board related suspend/resume functionality for MMC */ | |
66 | int (*suspend)(struct device *dev, int slot); | |
67 | int (*resume)(struct device *dev, int slot); | |
8777297b | 68 | |
1887bde3 DK |
69 | /* Return context loss count due to PM states changing */ |
70 | int (*get_context_loss_count)(struct device *dev); | |
71 | ||
d8874665 TL |
72 | u64 dma_mask; |
73 | ||
8777297b | 74 | struct omap_mmc_slot_data { |
d8874665 | 75 | |
90c62bf0 TL |
76 | /* 4 wire signaling is optional, and is used for SD/SDIO/HSMMC; |
77 | * 8 wire signaling is also optional, and is used with HSMMC | |
78 | */ | |
79 | u8 wires; | |
80 | ||
d8874665 TL |
81 | /* |
82 | * nomux means "standard" muxing is wrong on this board, and | |
83 | * that board-specific code handled it before common init logic. | |
84 | */ | |
85 | unsigned nomux:1; | |
86 | ||
87 | /* switch pin can be for card detect (default) or card cover */ | |
88 | unsigned cover:1; | |
89 | ||
d8874665 TL |
90 | /* use the internal clock */ |
91 | unsigned internal_clock:1; | |
90c62bf0 | 92 | |
23d99bb9 AH |
93 | /* nonremovable e.g. eMMC */ |
94 | unsigned nonremovable:1; | |
95 | ||
dd498eff DK |
96 | /* Try to sleep or power off when possible */ |
97 | unsigned power_saving:1; | |
98 | ||
90c62bf0 TL |
99 | int switch_pin; /* gpio (card detect) */ |
100 | int gpio_wp; /* gpio (write protect) */ | |
d8874665 | 101 | |
db0fefc5 AH |
102 | int (*set_bus_mode)(struct device *dev, int slot, int bus_mode); |
103 | int (*set_power)(struct device *dev, int slot, | |
104 | int power_on, int vdd); | |
105 | int (*get_ro)(struct device *dev, int slot); | |
9b7c18e0 AH |
106 | int (*set_sleep)(struct device *dev, int slot, int sleep, |
107 | int vdd, int cardsleep); | |
ce6f0016 | 108 | void (*remux)(struct device *dev, int slot, int power_on); |
db0fefc5 AH |
109 | /* Call back before enabling / disabling regulators */ |
110 | void (*before_set_reg)(struct device *dev, int slot, | |
111 | int power_on, int vdd); | |
112 | /* Call back after enabling / disabling regulators */ | |
113 | void (*after_set_reg)(struct device *dev, int slot, | |
114 | int power_on, int vdd); | |
8777297b KS |
115 | |
116 | /* return MMC cover switch state, can be NULL if not supported. | |
117 | * | |
118 | * possible return values: | |
d8874665 TL |
119 | * 0 - closed |
120 | * 1 - open | |
8777297b | 121 | */ |
db0fefc5 | 122 | int (*get_cover_state)(struct device *dev, int slot); |
8777297b KS |
123 | |
124 | const char *name; | |
125 | u32 ocr_mask; | |
0a4b53a2 TL |
126 | |
127 | /* Card detection IRQs */ | |
128 | int card_detect_irq; | |
db0fefc5 | 129 | int (*card_detect)(struct device *dev, int slot); |
0a4b53a2 TL |
130 | |
131 | unsigned int ban_openended:1; | |
132 | ||
8777297b KS |
133 | } slots[OMAP_MMC_MAX_SLOTS]; |
134 | }; | |
135 | ||
8777297b | 136 | /* called from board-specific card detection service routine */ |
db0fefc5 AH |
137 | extern void omap_mmc_notify_cover_event(struct device *dev, int slot, |
138 | int is_closed); | |
8777297b | 139 | |
d8874665 TL |
140 | #if defined(CONFIG_MMC_OMAP) || defined(CONFIG_MMC_OMAP_MODULE) || \ |
141 | defined(CONFIG_MMC_OMAP_HS) || defined(CONFIG_MMC_OMAP_HS_MODULE) | |
142 | void omap1_init_mmc(struct omap_mmc_platform_data **mmc_data, | |
143 | int nr_controllers); | |
144 | void omap2_init_mmc(struct omap_mmc_platform_data **mmc_data, | |
145 | int nr_controllers); | |
0dffb5c5 TL |
146 | int omap_mmc_add(const char *name, int id, unsigned long base, |
147 | unsigned long size, unsigned int irq, | |
148 | struct omap_mmc_platform_data *data); | |
d8874665 TL |
149 | #else |
150 | static inline void omap1_init_mmc(struct omap_mmc_platform_data **mmc_data, | |
151 | int nr_controllers) | |
152 | { | |
153 | } | |
154 | static inline void omap2_init_mmc(struct omap_mmc_platform_data **mmc_data, | |
155 | int nr_controllers) | |
156 | { | |
157 | } | |
0dffb5c5 TL |
158 | static inline int omap_mmc_add(const char *name, int id, unsigned long base, |
159 | unsigned long size, unsigned int irq, | |
160 | struct omap_mmc_platform_data *data) | |
d8874665 TL |
161 | { |
162 | return 0; | |
163 | } | |
164 | ||
165 | #endif | |
8777297b | 166 | #endif |