]>
Commit | Line | Data |
---|---|---|
5e1c5ff4 TL |
1 | /* |
2 | * linux/arch/arm/plat-omap/mcbsp.c | |
3 | * | |
4 | * Copyright (C) 2004 Nokia Corporation | |
5 | * Author: Samuel Ortiz <samuel.ortiz@nokia.com> | |
6 | * | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | * | |
12 | * Multichannel mode not supported. | |
13 | */ | |
14 | ||
15 | #include <linux/module.h> | |
16 | #include <linux/init.h> | |
17 | #include <linux/device.h> | |
bc5d0c89 | 18 | #include <linux/platform_device.h> |
5e1c5ff4 TL |
19 | #include <linux/wait.h> |
20 | #include <linux/completion.h> | |
21 | #include <linux/interrupt.h> | |
22 | #include <linux/err.h> | |
f8ce2547 | 23 | #include <linux/clk.h> |
04fbf6a2 | 24 | #include <linux/delay.h> |
fb78d808 | 25 | #include <linux/io.h> |
5e1c5ff4 | 26 | |
a09e64fb RK |
27 | #include <mach/dma.h> |
28 | #include <mach/mcbsp.h> | |
5e1c5ff4 | 29 | |
5e1c5ff4 | 30 | static struct omap_mcbsp mcbsp[OMAP_MAX_MCBSP_COUNT]; |
bc5d0c89 EV |
31 | |
32 | #define omap_mcbsp_check_valid_id(id) (mcbsp[id].pdata && \ | |
33 | mcbsp[id].pdata->ops && \ | |
34 | mcbsp[id].pdata->ops->check && \ | |
35 | (mcbsp[id].pdata->ops->check(id) == 0)) | |
5e1c5ff4 TL |
36 | |
37 | static void omap_mcbsp_dump_reg(u8 id) | |
38 | { | |
bc5d0c89 EV |
39 | dev_dbg(mcbsp[id].dev, "**** McBSP%d regs ****\n", mcbsp[id].id); |
40 | dev_dbg(mcbsp[id].dev, "DRR2: 0x%04x\n", | |
41 | OMAP_MCBSP_READ(mcbsp[id].io_base, DRR2)); | |
42 | dev_dbg(mcbsp[id].dev, "DRR1: 0x%04x\n", | |
43 | OMAP_MCBSP_READ(mcbsp[id].io_base, DRR1)); | |
44 | dev_dbg(mcbsp[id].dev, "DXR2: 0x%04x\n", | |
45 | OMAP_MCBSP_READ(mcbsp[id].io_base, DXR2)); | |
46 | dev_dbg(mcbsp[id].dev, "DXR1: 0x%04x\n", | |
47 | OMAP_MCBSP_READ(mcbsp[id].io_base, DXR1)); | |
48 | dev_dbg(mcbsp[id].dev, "SPCR2: 0x%04x\n", | |
49 | OMAP_MCBSP_READ(mcbsp[id].io_base, SPCR2)); | |
50 | dev_dbg(mcbsp[id].dev, "SPCR1: 0x%04x\n", | |
51 | OMAP_MCBSP_READ(mcbsp[id].io_base, SPCR1)); | |
52 | dev_dbg(mcbsp[id].dev, "RCR2: 0x%04x\n", | |
53 | OMAP_MCBSP_READ(mcbsp[id].io_base, RCR2)); | |
54 | dev_dbg(mcbsp[id].dev, "RCR1: 0x%04x\n", | |
55 | OMAP_MCBSP_READ(mcbsp[id].io_base, RCR1)); | |
56 | dev_dbg(mcbsp[id].dev, "XCR2: 0x%04x\n", | |
57 | OMAP_MCBSP_READ(mcbsp[id].io_base, XCR2)); | |
58 | dev_dbg(mcbsp[id].dev, "XCR1: 0x%04x\n", | |
59 | OMAP_MCBSP_READ(mcbsp[id].io_base, XCR1)); | |
60 | dev_dbg(mcbsp[id].dev, "SRGR2: 0x%04x\n", | |
61 | OMAP_MCBSP_READ(mcbsp[id].io_base, SRGR2)); | |
62 | dev_dbg(mcbsp[id].dev, "SRGR1: 0x%04x\n", | |
63 | OMAP_MCBSP_READ(mcbsp[id].io_base, SRGR1)); | |
64 | dev_dbg(mcbsp[id].dev, "PCR0: 0x%04x\n", | |
65 | OMAP_MCBSP_READ(mcbsp[id].io_base, PCR0)); | |
66 | dev_dbg(mcbsp[id].dev, "***********************\n"); | |
5e1c5ff4 TL |
67 | } |
68 | ||
0cd61b68 | 69 | static irqreturn_t omap_mcbsp_tx_irq_handler(int irq, void *dev_id) |
5e1c5ff4 | 70 | { |
e8f2af17 | 71 | struct omap_mcbsp *mcbsp_tx = dev_id; |
5e1c5ff4 | 72 | |
bc5d0c89 EV |
73 | dev_dbg(mcbsp_tx->dev, "TX IRQ callback : 0x%x\n", |
74 | OMAP_MCBSP_READ(mcbsp_tx->io_base, SPCR2)); | |
5e1c5ff4 TL |
75 | |
76 | complete(&mcbsp_tx->tx_irq_completion); | |
fb78d808 | 77 | |
5e1c5ff4 TL |
78 | return IRQ_HANDLED; |
79 | } | |
80 | ||
0cd61b68 | 81 | static irqreturn_t omap_mcbsp_rx_irq_handler(int irq, void *dev_id) |
5e1c5ff4 | 82 | { |
e8f2af17 | 83 | struct omap_mcbsp *mcbsp_rx = dev_id; |
5e1c5ff4 | 84 | |
bc5d0c89 EV |
85 | dev_dbg(mcbsp_rx->dev, "RX IRQ callback : 0x%x\n", |
86 | OMAP_MCBSP_READ(mcbsp_rx->io_base, SPCR2)); | |
5e1c5ff4 TL |
87 | |
88 | complete(&mcbsp_rx->rx_irq_completion); | |
fb78d808 | 89 | |
5e1c5ff4 TL |
90 | return IRQ_HANDLED; |
91 | } | |
92 | ||
5e1c5ff4 TL |
93 | static void omap_mcbsp_tx_dma_callback(int lch, u16 ch_status, void *data) |
94 | { | |
e8f2af17 | 95 | struct omap_mcbsp *mcbsp_dma_tx = data; |
5e1c5ff4 | 96 | |
bc5d0c89 EV |
97 | dev_dbg(mcbsp_dma_tx->dev, "TX DMA callback : 0x%x\n", |
98 | OMAP_MCBSP_READ(mcbsp_dma_tx->io_base, SPCR2)); | |
5e1c5ff4 TL |
99 | |
100 | /* We can free the channels */ | |
101 | omap_free_dma(mcbsp_dma_tx->dma_tx_lch); | |
102 | mcbsp_dma_tx->dma_tx_lch = -1; | |
103 | ||
104 | complete(&mcbsp_dma_tx->tx_dma_completion); | |
105 | } | |
106 | ||
107 | static void omap_mcbsp_rx_dma_callback(int lch, u16 ch_status, void *data) | |
108 | { | |
e8f2af17 | 109 | struct omap_mcbsp *mcbsp_dma_rx = data; |
5e1c5ff4 | 110 | |
bc5d0c89 EV |
111 | dev_dbg(mcbsp_dma_rx->dev, "RX DMA callback : 0x%x\n", |
112 | OMAP_MCBSP_READ(mcbsp_dma_rx->io_base, SPCR2)); | |
5e1c5ff4 TL |
113 | |
114 | /* We can free the channels */ | |
115 | omap_free_dma(mcbsp_dma_rx->dma_rx_lch); | |
116 | mcbsp_dma_rx->dma_rx_lch = -1; | |
117 | ||
118 | complete(&mcbsp_dma_rx->rx_dma_completion); | |
119 | } | |
120 | ||
5e1c5ff4 TL |
121 | /* |
122 | * omap_mcbsp_config simply write a config to the | |
123 | * appropriate McBSP. | |
124 | * You either call this function or set the McBSP registers | |
125 | * by yourself before calling omap_mcbsp_start(). | |
126 | */ | |
fb78d808 | 127 | void omap_mcbsp_config(unsigned int id, const struct omap_mcbsp_reg_cfg *config) |
5e1c5ff4 | 128 | { |
bc5d0c89 | 129 | u32 io_base; |
5e1c5ff4 | 130 | |
bc5d0c89 EV |
131 | if (!omap_mcbsp_check_valid_id(id)) { |
132 | printk(KERN_ERR "%s: Invalid id (%d)\n", __func__, id + 1); | |
133 | return; | |
134 | } | |
135 | ||
136 | io_base = mcbsp[id].io_base; | |
137 | dev_dbg(mcbsp[id].dev, "Configuring McBSP%d io_base: 0x%8x\n", | |
138 | mcbsp[id].id, io_base); | |
5e1c5ff4 TL |
139 | |
140 | /* We write the given config */ | |
141 | OMAP_MCBSP_WRITE(io_base, SPCR2, config->spcr2); | |
142 | OMAP_MCBSP_WRITE(io_base, SPCR1, config->spcr1); | |
143 | OMAP_MCBSP_WRITE(io_base, RCR2, config->rcr2); | |
144 | OMAP_MCBSP_WRITE(io_base, RCR1, config->rcr1); | |
145 | OMAP_MCBSP_WRITE(io_base, XCR2, config->xcr2); | |
146 | OMAP_MCBSP_WRITE(io_base, XCR1, config->xcr1); | |
147 | OMAP_MCBSP_WRITE(io_base, SRGR2, config->srgr2); | |
148 | OMAP_MCBSP_WRITE(io_base, SRGR1, config->srgr1); | |
149 | OMAP_MCBSP_WRITE(io_base, MCR2, config->mcr2); | |
150 | OMAP_MCBSP_WRITE(io_base, MCR1, config->mcr1); | |
151 | OMAP_MCBSP_WRITE(io_base, PCR0, config->pcr0); | |
152 | } | |
fb78d808 | 153 | EXPORT_SYMBOL(omap_mcbsp_config); |
5e1c5ff4 | 154 | |
120db2cb TL |
155 | /* |
156 | * We can choose between IRQ based or polled IO. | |
157 | * This needs to be called before omap_mcbsp_request(). | |
158 | */ | |
159 | int omap_mcbsp_set_io_type(unsigned int id, omap_mcbsp_io_type_t io_type) | |
160 | { | |
bc5d0c89 EV |
161 | if (!omap_mcbsp_check_valid_id(id)) { |
162 | printk(KERN_ERR "%s: Invalid id (%d)\n", __func__, id + 1); | |
163 | return -ENODEV; | |
164 | } | |
120db2cb TL |
165 | |
166 | spin_lock(&mcbsp[id].lock); | |
167 | ||
168 | if (!mcbsp[id].free) { | |
bc5d0c89 EV |
169 | dev_err(mcbsp[id].dev, "McBSP%d is currently in use\n", |
170 | mcbsp[id].id); | |
120db2cb TL |
171 | spin_unlock(&mcbsp[id].lock); |
172 | return -EINVAL; | |
173 | } | |
174 | ||
175 | mcbsp[id].io_type = io_type; | |
176 | ||
177 | spin_unlock(&mcbsp[id].lock); | |
178 | ||
179 | return 0; | |
180 | } | |
fb78d808 | 181 | EXPORT_SYMBOL(omap_mcbsp_set_io_type); |
5e1c5ff4 | 182 | |
5e1c5ff4 TL |
183 | int omap_mcbsp_request(unsigned int id) |
184 | { | |
185 | int err; | |
186 | ||
bc5d0c89 EV |
187 | if (!omap_mcbsp_check_valid_id(id)) { |
188 | printk(KERN_ERR "%s: Invalid id (%d)\n", __func__, id + 1); | |
189 | return -ENODEV; | |
120db2cb | 190 | } |
bc5d0c89 EV |
191 | |
192 | if (mcbsp[id].pdata->ops->request) | |
193 | mcbsp[id].pdata->ops->request(id); | |
194 | ||
195 | clk_enable(mcbsp[id].clk); | |
5e1c5ff4 TL |
196 | |
197 | spin_lock(&mcbsp[id].lock); | |
198 | if (!mcbsp[id].free) { | |
bc5d0c89 EV |
199 | dev_err(mcbsp[id].dev, "McBSP%d is currently in use\n", |
200 | mcbsp[id].id); | |
5e1c5ff4 TL |
201 | spin_unlock(&mcbsp[id].lock); |
202 | return -1; | |
203 | } | |
204 | ||
205 | mcbsp[id].free = 0; | |
206 | spin_unlock(&mcbsp[id].lock); | |
207 | ||
120db2cb TL |
208 | if (mcbsp[id].io_type == OMAP_MCBSP_IRQ_IO) { |
209 | /* We need to get IRQs here */ | |
fb78d808 EV |
210 | err = request_irq(mcbsp[id].tx_irq, omap_mcbsp_tx_irq_handler, |
211 | 0, "McBSP", (void *) (&mcbsp[id])); | |
120db2cb | 212 | if (err != 0) { |
bc5d0c89 EV |
213 | dev_err(mcbsp[id].dev, "Unable to request TX IRQ %d " |
214 | "for McBSP%d\n", mcbsp[id].tx_irq, | |
215 | mcbsp[id].id); | |
120db2cb TL |
216 | return err; |
217 | } | |
5e1c5ff4 | 218 | |
120db2cb | 219 | init_completion(&(mcbsp[id].tx_irq_completion)); |
5e1c5ff4 | 220 | |
fb78d808 EV |
221 | err = request_irq(mcbsp[id].rx_irq, omap_mcbsp_rx_irq_handler, |
222 | 0, "McBSP", (void *) (&mcbsp[id])); | |
120db2cb | 223 | if (err != 0) { |
bc5d0c89 EV |
224 | dev_err(mcbsp[id].dev, "Unable to request RX IRQ %d " |
225 | "for McBSP%d\n", mcbsp[id].rx_irq, | |
226 | mcbsp[id].id); | |
120db2cb TL |
227 | free_irq(mcbsp[id].tx_irq, (void *) (&mcbsp[id])); |
228 | return err; | |
229 | } | |
230 | ||
231 | init_completion(&(mcbsp[id].rx_irq_completion)); | |
5e1c5ff4 TL |
232 | } |
233 | ||
5e1c5ff4 | 234 | return 0; |
5e1c5ff4 | 235 | } |
fb78d808 | 236 | EXPORT_SYMBOL(omap_mcbsp_request); |
5e1c5ff4 TL |
237 | |
238 | void omap_mcbsp_free(unsigned int id) | |
239 | { | |
bc5d0c89 EV |
240 | if (!omap_mcbsp_check_valid_id(id)) { |
241 | printk(KERN_ERR "%s: Invalid id (%d)\n", __func__, id + 1); | |
5e1c5ff4 | 242 | return; |
120db2cb | 243 | } |
bc5d0c89 EV |
244 | |
245 | if (mcbsp[id].pdata->ops->free) | |
246 | mcbsp[id].pdata->ops->free(id); | |
247 | ||
248 | clk_disable(mcbsp[id].clk); | |
5e1c5ff4 TL |
249 | |
250 | spin_lock(&mcbsp[id].lock); | |
251 | if (mcbsp[id].free) { | |
bc5d0c89 EV |
252 | dev_err(mcbsp[id].dev, "McBSP%d was not reserved\n", |
253 | mcbsp[id].id); | |
5e1c5ff4 TL |
254 | spin_unlock(&mcbsp[id].lock); |
255 | return; | |
256 | } | |
257 | ||
258 | mcbsp[id].free = 1; | |
259 | spin_unlock(&mcbsp[id].lock); | |
260 | ||
120db2cb TL |
261 | if (mcbsp[id].io_type == OMAP_MCBSP_IRQ_IO) { |
262 | /* Free IRQs */ | |
263 | free_irq(mcbsp[id].rx_irq, (void *) (&mcbsp[id])); | |
264 | free_irq(mcbsp[id].tx_irq, (void *) (&mcbsp[id])); | |
265 | } | |
5e1c5ff4 | 266 | } |
fb78d808 | 267 | EXPORT_SYMBOL(omap_mcbsp_free); |
5e1c5ff4 TL |
268 | |
269 | /* | |
270 | * Here we start the McBSP, by enabling the sample | |
271 | * generator, both transmitter and receivers, | |
272 | * and the frame sync. | |
273 | */ | |
274 | void omap_mcbsp_start(unsigned int id) | |
275 | { | |
276 | u32 io_base; | |
277 | u16 w; | |
278 | ||
bc5d0c89 EV |
279 | if (!omap_mcbsp_check_valid_id(id)) { |
280 | printk(KERN_ERR "%s: Invalid id (%d)\n", __func__, id + 1); | |
5e1c5ff4 | 281 | return; |
bc5d0c89 | 282 | } |
5e1c5ff4 TL |
283 | |
284 | io_base = mcbsp[id].io_base; | |
285 | ||
fb78d808 EV |
286 | mcbsp[id].rx_word_length = (OMAP_MCBSP_READ(io_base, RCR1) >> 5) & 0x7; |
287 | mcbsp[id].tx_word_length = (OMAP_MCBSP_READ(io_base, XCR1) >> 5) & 0x7; | |
5e1c5ff4 TL |
288 | |
289 | /* Start the sample generator */ | |
290 | w = OMAP_MCBSP_READ(io_base, SPCR2); | |
291 | OMAP_MCBSP_WRITE(io_base, SPCR2, w | (1 << 6)); | |
292 | ||
293 | /* Enable transmitter and receiver */ | |
294 | w = OMAP_MCBSP_READ(io_base, SPCR2); | |
295 | OMAP_MCBSP_WRITE(io_base, SPCR2, w | 1); | |
296 | ||
297 | w = OMAP_MCBSP_READ(io_base, SPCR1); | |
298 | OMAP_MCBSP_WRITE(io_base, SPCR1, w | 1); | |
299 | ||
300 | udelay(100); | |
301 | ||
302 | /* Start frame sync */ | |
303 | w = OMAP_MCBSP_READ(io_base, SPCR2); | |
304 | OMAP_MCBSP_WRITE(io_base, SPCR2, w | (1 << 7)); | |
305 | ||
306 | /* Dump McBSP Regs */ | |
307 | omap_mcbsp_dump_reg(id); | |
5e1c5ff4 | 308 | } |
fb78d808 | 309 | EXPORT_SYMBOL(omap_mcbsp_start); |
5e1c5ff4 TL |
310 | |
311 | void omap_mcbsp_stop(unsigned int id) | |
312 | { | |
313 | u32 io_base; | |
314 | u16 w; | |
315 | ||
bc5d0c89 EV |
316 | if (!omap_mcbsp_check_valid_id(id)) { |
317 | printk(KERN_ERR "%s: Invalid id (%d)\n", __func__, id + 1); | |
5e1c5ff4 | 318 | return; |
bc5d0c89 | 319 | } |
5e1c5ff4 TL |
320 | |
321 | io_base = mcbsp[id].io_base; | |
322 | ||
fb78d808 | 323 | /* Reset transmitter */ |
5e1c5ff4 TL |
324 | w = OMAP_MCBSP_READ(io_base, SPCR2); |
325 | OMAP_MCBSP_WRITE(io_base, SPCR2, w & ~(1)); | |
326 | ||
327 | /* Reset receiver */ | |
328 | w = OMAP_MCBSP_READ(io_base, SPCR1); | |
329 | OMAP_MCBSP_WRITE(io_base, SPCR1, w & ~(1)); | |
330 | ||
331 | /* Reset the sample rate generator */ | |
332 | w = OMAP_MCBSP_READ(io_base, SPCR2); | |
333 | OMAP_MCBSP_WRITE(io_base, SPCR2, w & ~(1 << 6)); | |
334 | } | |
fb78d808 | 335 | EXPORT_SYMBOL(omap_mcbsp_stop); |
5e1c5ff4 | 336 | |
bb13b5fd TL |
337 | /* polled mcbsp i/o operations */ |
338 | int omap_mcbsp_pollwrite(unsigned int id, u16 buf) | |
339 | { | |
bc5d0c89 EV |
340 | u32 base; |
341 | ||
342 | if (!omap_mcbsp_check_valid_id(id)) { | |
343 | printk(KERN_ERR "%s: Invalid id (%d)\n", __func__, id + 1); | |
344 | return -ENODEV; | |
345 | } | |
346 | ||
347 | base = mcbsp[id].io_base; | |
bb13b5fd TL |
348 | writew(buf, base + OMAP_MCBSP_REG_DXR1); |
349 | /* if frame sync error - clear the error */ | |
350 | if (readw(base + OMAP_MCBSP_REG_SPCR2) & XSYNC_ERR) { | |
351 | /* clear error */ | |
352 | writew(readw(base + OMAP_MCBSP_REG_SPCR2) & (~XSYNC_ERR), | |
353 | base + OMAP_MCBSP_REG_SPCR2); | |
354 | /* resend */ | |
355 | return -1; | |
356 | } else { | |
357 | /* wait for transmit confirmation */ | |
358 | int attemps = 0; | |
359 | while (!(readw(base + OMAP_MCBSP_REG_SPCR2) & XRDY)) { | |
360 | if (attemps++ > 1000) { | |
361 | writew(readw(base + OMAP_MCBSP_REG_SPCR2) & | |
362 | (~XRST), | |
363 | base + OMAP_MCBSP_REG_SPCR2); | |
364 | udelay(10); | |
365 | writew(readw(base + OMAP_MCBSP_REG_SPCR2) | | |
366 | (XRST), | |
367 | base + OMAP_MCBSP_REG_SPCR2); | |
368 | udelay(10); | |
bc5d0c89 EV |
369 | dev_err(mcbsp[id].dev, "Could not write to" |
370 | " McBSP%d Register\n", mcbsp[id].id); | |
bb13b5fd TL |
371 | return -2; |
372 | } | |
373 | } | |
374 | } | |
fb78d808 | 375 | |
bb13b5fd TL |
376 | return 0; |
377 | } | |
fb78d808 | 378 | EXPORT_SYMBOL(omap_mcbsp_pollwrite); |
bb13b5fd | 379 | |
fb78d808 | 380 | int omap_mcbsp_pollread(unsigned int id, u16 *buf) |
bb13b5fd | 381 | { |
bc5d0c89 EV |
382 | u32 base; |
383 | ||
384 | if (!omap_mcbsp_check_valid_id(id)) { | |
385 | printk(KERN_ERR "%s: Invalid id (%d)\n", __func__, id + 1); | |
386 | return -ENODEV; | |
387 | } | |
388 | ||
389 | base = mcbsp[id].io_base; | |
bb13b5fd TL |
390 | /* if frame sync error - clear the error */ |
391 | if (readw(base + OMAP_MCBSP_REG_SPCR1) & RSYNC_ERR) { | |
392 | /* clear error */ | |
393 | writew(readw(base + OMAP_MCBSP_REG_SPCR1) & (~RSYNC_ERR), | |
394 | base + OMAP_MCBSP_REG_SPCR1); | |
395 | /* resend */ | |
396 | return -1; | |
397 | } else { | |
398 | /* wait for recieve confirmation */ | |
399 | int attemps = 0; | |
400 | while (!(readw(base + OMAP_MCBSP_REG_SPCR1) & RRDY)) { | |
401 | if (attemps++ > 1000) { | |
402 | writew(readw(base + OMAP_MCBSP_REG_SPCR1) & | |
403 | (~RRST), | |
404 | base + OMAP_MCBSP_REG_SPCR1); | |
405 | udelay(10); | |
406 | writew(readw(base + OMAP_MCBSP_REG_SPCR1) | | |
407 | (RRST), | |
408 | base + OMAP_MCBSP_REG_SPCR1); | |
409 | udelay(10); | |
bc5d0c89 EV |
410 | dev_err(mcbsp[id].dev, "Could not read from" |
411 | " McBSP%d Register\n", mcbsp[id].id); | |
bb13b5fd TL |
412 | return -2; |
413 | } | |
414 | } | |
415 | } | |
416 | *buf = readw(base + OMAP_MCBSP_REG_DRR1); | |
fb78d808 | 417 | |
bb13b5fd TL |
418 | return 0; |
419 | } | |
fb78d808 | 420 | EXPORT_SYMBOL(omap_mcbsp_pollread); |
bb13b5fd | 421 | |
5e1c5ff4 TL |
422 | /* |
423 | * IRQ based word transmission. | |
424 | */ | |
425 | void omap_mcbsp_xmit_word(unsigned int id, u32 word) | |
426 | { | |
427 | u32 io_base; | |
bc5d0c89 | 428 | omap_mcbsp_word_length word_length; |
5e1c5ff4 | 429 | |
bc5d0c89 EV |
430 | if (!omap_mcbsp_check_valid_id(id)) { |
431 | printk(KERN_ERR "%s: Invalid id (%d)\n", __func__, id + 1); | |
5e1c5ff4 | 432 | return; |
bc5d0c89 | 433 | } |
5e1c5ff4 TL |
434 | |
435 | io_base = mcbsp[id].io_base; | |
bc5d0c89 | 436 | word_length = mcbsp[id].tx_word_length; |
5e1c5ff4 TL |
437 | |
438 | wait_for_completion(&(mcbsp[id].tx_irq_completion)); | |
439 | ||
440 | if (word_length > OMAP_MCBSP_WORD_16) | |
441 | OMAP_MCBSP_WRITE(io_base, DXR2, word >> 16); | |
442 | OMAP_MCBSP_WRITE(io_base, DXR1, word & 0xffff); | |
443 | } | |
fb78d808 | 444 | EXPORT_SYMBOL(omap_mcbsp_xmit_word); |
5e1c5ff4 TL |
445 | |
446 | u32 omap_mcbsp_recv_word(unsigned int id) | |
447 | { | |
448 | u32 io_base; | |
449 | u16 word_lsb, word_msb = 0; | |
bc5d0c89 | 450 | omap_mcbsp_word_length word_length; |
5e1c5ff4 | 451 | |
bc5d0c89 EV |
452 | if (!omap_mcbsp_check_valid_id(id)) { |
453 | printk(KERN_ERR "%s: Invalid id (%d)\n", __func__, id + 1); | |
454 | return -ENODEV; | |
455 | } | |
5e1c5ff4 | 456 | |
bc5d0c89 | 457 | word_length = mcbsp[id].rx_word_length; |
5e1c5ff4 TL |
458 | io_base = mcbsp[id].io_base; |
459 | ||
460 | wait_for_completion(&(mcbsp[id].rx_irq_completion)); | |
461 | ||
462 | if (word_length > OMAP_MCBSP_WORD_16) | |
463 | word_msb = OMAP_MCBSP_READ(io_base, DRR2); | |
464 | word_lsb = OMAP_MCBSP_READ(io_base, DRR1); | |
465 | ||
466 | return (word_lsb | (word_msb << 16)); | |
467 | } | |
fb78d808 | 468 | EXPORT_SYMBOL(omap_mcbsp_recv_word); |
5e1c5ff4 | 469 | |
120db2cb TL |
470 | int omap_mcbsp_spi_master_xmit_word_poll(unsigned int id, u32 word) |
471 | { | |
bc5d0c89 EV |
472 | u32 io_base; |
473 | omap_mcbsp_word_length tx_word_length; | |
474 | omap_mcbsp_word_length rx_word_length; | |
120db2cb TL |
475 | u16 spcr2, spcr1, attempts = 0, word_lsb, word_msb = 0; |
476 | ||
bc5d0c89 EV |
477 | if (!omap_mcbsp_check_valid_id(id)) { |
478 | printk(KERN_ERR "%s: Invalid id (%d)\n", __func__, id + 1); | |
479 | return -ENODEV; | |
480 | } | |
481 | ||
482 | io_base = mcbsp[id].io_base; | |
483 | tx_word_length = mcbsp[id].tx_word_length; | |
484 | rx_word_length = mcbsp[id].rx_word_length; | |
485 | ||
120db2cb TL |
486 | if (tx_word_length != rx_word_length) |
487 | return -EINVAL; | |
488 | ||
489 | /* First we wait for the transmitter to be ready */ | |
490 | spcr2 = OMAP_MCBSP_READ(io_base, SPCR2); | |
491 | while (!(spcr2 & XRDY)) { | |
492 | spcr2 = OMAP_MCBSP_READ(io_base, SPCR2); | |
493 | if (attempts++ > 1000) { | |
494 | /* We must reset the transmitter */ | |
495 | OMAP_MCBSP_WRITE(io_base, SPCR2, spcr2 & (~XRST)); | |
496 | udelay(10); | |
497 | OMAP_MCBSP_WRITE(io_base, SPCR2, spcr2 | XRST); | |
498 | udelay(10); | |
bc5d0c89 EV |
499 | dev_err(mcbsp[id].dev, "McBSP%d transmitter not " |
500 | "ready\n", mcbsp[id].id); | |
120db2cb TL |
501 | return -EAGAIN; |
502 | } | |
503 | } | |
504 | ||
505 | /* Now we can push the data */ | |
506 | if (tx_word_length > OMAP_MCBSP_WORD_16) | |
507 | OMAP_MCBSP_WRITE(io_base, DXR2, word >> 16); | |
508 | OMAP_MCBSP_WRITE(io_base, DXR1, word & 0xffff); | |
509 | ||
510 | /* We wait for the receiver to be ready */ | |
511 | spcr1 = OMAP_MCBSP_READ(io_base, SPCR1); | |
512 | while (!(spcr1 & RRDY)) { | |
513 | spcr1 = OMAP_MCBSP_READ(io_base, SPCR1); | |
514 | if (attempts++ > 1000) { | |
515 | /* We must reset the receiver */ | |
516 | OMAP_MCBSP_WRITE(io_base, SPCR1, spcr1 & (~RRST)); | |
517 | udelay(10); | |
518 | OMAP_MCBSP_WRITE(io_base, SPCR1, spcr1 | RRST); | |
519 | udelay(10); | |
bc5d0c89 EV |
520 | dev_err(mcbsp[id].dev, "McBSP%d receiver not " |
521 | "ready\n", mcbsp[id].id); | |
120db2cb TL |
522 | return -EAGAIN; |
523 | } | |
524 | } | |
525 | ||
526 | /* Receiver is ready, let's read the dummy data */ | |
527 | if (rx_word_length > OMAP_MCBSP_WORD_16) | |
528 | word_msb = OMAP_MCBSP_READ(io_base, DRR2); | |
529 | word_lsb = OMAP_MCBSP_READ(io_base, DRR1); | |
530 | ||
531 | return 0; | |
532 | } | |
fb78d808 | 533 | EXPORT_SYMBOL(omap_mcbsp_spi_master_xmit_word_poll); |
120db2cb | 534 | |
fb78d808 | 535 | int omap_mcbsp_spi_master_recv_word_poll(unsigned int id, u32 *word) |
120db2cb | 536 | { |
bc5d0c89 EV |
537 | u32 io_base, clock_word = 0; |
538 | omap_mcbsp_word_length tx_word_length; | |
539 | omap_mcbsp_word_length rx_word_length; | |
120db2cb TL |
540 | u16 spcr2, spcr1, attempts = 0, word_lsb, word_msb = 0; |
541 | ||
bc5d0c89 EV |
542 | if (!omap_mcbsp_check_valid_id(id)) { |
543 | printk(KERN_ERR "%s: Invalid id (%d)\n", __func__, id + 1); | |
544 | return -ENODEV; | |
545 | } | |
546 | ||
547 | io_base = mcbsp[id].io_base; | |
548 | tx_word_length = mcbsp[id].tx_word_length; | |
549 | rx_word_length = mcbsp[id].rx_word_length; | |
550 | ||
120db2cb TL |
551 | if (tx_word_length != rx_word_length) |
552 | return -EINVAL; | |
553 | ||
554 | /* First we wait for the transmitter to be ready */ | |
555 | spcr2 = OMAP_MCBSP_READ(io_base, SPCR2); | |
556 | while (!(spcr2 & XRDY)) { | |
557 | spcr2 = OMAP_MCBSP_READ(io_base, SPCR2); | |
558 | if (attempts++ > 1000) { | |
559 | /* We must reset the transmitter */ | |
560 | OMAP_MCBSP_WRITE(io_base, SPCR2, spcr2 & (~XRST)); | |
561 | udelay(10); | |
562 | OMAP_MCBSP_WRITE(io_base, SPCR2, spcr2 | XRST); | |
563 | udelay(10); | |
bc5d0c89 EV |
564 | dev_err(mcbsp[id].dev, "McBSP%d transmitter not " |
565 | "ready\n", mcbsp[id].id); | |
120db2cb TL |
566 | return -EAGAIN; |
567 | } | |
568 | } | |
569 | ||
570 | /* We first need to enable the bus clock */ | |
571 | if (tx_word_length > OMAP_MCBSP_WORD_16) | |
572 | OMAP_MCBSP_WRITE(io_base, DXR2, clock_word >> 16); | |
573 | OMAP_MCBSP_WRITE(io_base, DXR1, clock_word & 0xffff); | |
574 | ||
575 | /* We wait for the receiver to be ready */ | |
576 | spcr1 = OMAP_MCBSP_READ(io_base, SPCR1); | |
577 | while (!(spcr1 & RRDY)) { | |
578 | spcr1 = OMAP_MCBSP_READ(io_base, SPCR1); | |
579 | if (attempts++ > 1000) { | |
580 | /* We must reset the receiver */ | |
581 | OMAP_MCBSP_WRITE(io_base, SPCR1, spcr1 & (~RRST)); | |
582 | udelay(10); | |
583 | OMAP_MCBSP_WRITE(io_base, SPCR1, spcr1 | RRST); | |
584 | udelay(10); | |
bc5d0c89 EV |
585 | dev_err(mcbsp[id].dev, "McBSP%d receiver not " |
586 | "ready\n", mcbsp[id].id); | |
120db2cb TL |
587 | return -EAGAIN; |
588 | } | |
589 | } | |
590 | ||
591 | /* Receiver is ready, there is something for us */ | |
592 | if (rx_word_length > OMAP_MCBSP_WORD_16) | |
593 | word_msb = OMAP_MCBSP_READ(io_base, DRR2); | |
594 | word_lsb = OMAP_MCBSP_READ(io_base, DRR1); | |
595 | ||
596 | word[0] = (word_lsb | (word_msb << 16)); | |
597 | ||
598 | return 0; | |
599 | } | |
fb78d808 | 600 | EXPORT_SYMBOL(omap_mcbsp_spi_master_recv_word_poll); |
120db2cb | 601 | |
5e1c5ff4 TL |
602 | /* |
603 | * Simple DMA based buffer rx/tx routines. | |
604 | * Nothing fancy, just a single buffer tx/rx through DMA. | |
605 | * The DMA resources are released once the transfer is done. | |
606 | * For anything fancier, you should use your own customized DMA | |
607 | * routines and callbacks. | |
608 | */ | |
fb78d808 EV |
609 | int omap_mcbsp_xmit_buffer(unsigned int id, dma_addr_t buffer, |
610 | unsigned int length) | |
5e1c5ff4 TL |
611 | { |
612 | int dma_tx_ch; | |
120db2cb TL |
613 | int src_port = 0; |
614 | int dest_port = 0; | |
615 | int sync_dev = 0; | |
5e1c5ff4 | 616 | |
bc5d0c89 EV |
617 | if (!omap_mcbsp_check_valid_id(id)) { |
618 | printk(KERN_ERR "%s: Invalid id (%d)\n", __func__, id + 1); | |
619 | return -ENODEV; | |
620 | } | |
5e1c5ff4 | 621 | |
fb78d808 EV |
622 | if (omap_request_dma(mcbsp[id].dma_tx_sync, "McBSP TX", |
623 | omap_mcbsp_tx_dma_callback, | |
624 | &mcbsp[id], | |
625 | &dma_tx_ch)) { | |
bc5d0c89 EV |
626 | dev_err(mcbsp[id].dev, " Unable to request DMA channel for " |
627 | "McBSP%d TX. Trying IRQ based TX\n", | |
628 | mcbsp[id].id); | |
5e1c5ff4 TL |
629 | return -EAGAIN; |
630 | } | |
631 | mcbsp[id].dma_tx_lch = dma_tx_ch; | |
632 | ||
bc5d0c89 EV |
633 | dev_err(mcbsp[id].dev, "McBSP%d TX DMA on channel %d\n", mcbsp[id].id, |
634 | dma_tx_ch); | |
5e1c5ff4 TL |
635 | |
636 | init_completion(&(mcbsp[id].tx_dma_completion)); | |
637 | ||
120db2cb TL |
638 | if (cpu_class_is_omap1()) { |
639 | src_port = OMAP_DMA_PORT_TIPB; | |
640 | dest_port = OMAP_DMA_PORT_EMIFF; | |
641 | } | |
bc5d0c89 | 642 | if (cpu_class_is_omap2()) |
120db2cb TL |
643 | sync_dev = mcbsp[id].dma_tx_sync; |
644 | ||
5e1c5ff4 TL |
645 | omap_set_dma_transfer_params(mcbsp[id].dma_tx_lch, |
646 | OMAP_DMA_DATA_TYPE_S16, | |
647 | length >> 1, 1, | |
1a8bfa1e | 648 | OMAP_DMA_SYNC_ELEMENT, |
120db2cb | 649 | sync_dev, 0); |
5e1c5ff4 TL |
650 | |
651 | omap_set_dma_dest_params(mcbsp[id].dma_tx_lch, | |
120db2cb | 652 | src_port, |
5e1c5ff4 | 653 | OMAP_DMA_AMODE_CONSTANT, |
1a8bfa1e TL |
654 | mcbsp[id].io_base + OMAP_MCBSP_REG_DXR1, |
655 | 0, 0); | |
5e1c5ff4 TL |
656 | |
657 | omap_set_dma_src_params(mcbsp[id].dma_tx_lch, | |
120db2cb | 658 | dest_port, |
5e1c5ff4 | 659 | OMAP_DMA_AMODE_POST_INC, |
1a8bfa1e TL |
660 | buffer, |
661 | 0, 0); | |
5e1c5ff4 TL |
662 | |
663 | omap_start_dma(mcbsp[id].dma_tx_lch); | |
664 | wait_for_completion(&(mcbsp[id].tx_dma_completion)); | |
fb78d808 | 665 | |
5e1c5ff4 TL |
666 | return 0; |
667 | } | |
fb78d808 | 668 | EXPORT_SYMBOL(omap_mcbsp_xmit_buffer); |
5e1c5ff4 | 669 | |
fb78d808 EV |
670 | int omap_mcbsp_recv_buffer(unsigned int id, dma_addr_t buffer, |
671 | unsigned int length) | |
5e1c5ff4 TL |
672 | { |
673 | int dma_rx_ch; | |
120db2cb TL |
674 | int src_port = 0; |
675 | int dest_port = 0; | |
676 | int sync_dev = 0; | |
5e1c5ff4 | 677 | |
bc5d0c89 EV |
678 | if (!omap_mcbsp_check_valid_id(id)) { |
679 | printk(KERN_ERR "%s: Invalid id (%d)\n", __func__, id + 1); | |
680 | return -ENODEV; | |
681 | } | |
5e1c5ff4 | 682 | |
fb78d808 EV |
683 | if (omap_request_dma(mcbsp[id].dma_rx_sync, "McBSP RX", |
684 | omap_mcbsp_rx_dma_callback, | |
685 | &mcbsp[id], | |
686 | &dma_rx_ch)) { | |
bc5d0c89 EV |
687 | dev_err(mcbsp[id].dev, "Unable to request DMA channel for " |
688 | "McBSP%d RX. Trying IRQ based RX\n", | |
689 | mcbsp[id].id); | |
5e1c5ff4 TL |
690 | return -EAGAIN; |
691 | } | |
692 | mcbsp[id].dma_rx_lch = dma_rx_ch; | |
693 | ||
bc5d0c89 EV |
694 | dev_err(mcbsp[id].dev, "McBSP%d RX DMA on channel %d\n", mcbsp[id].id, |
695 | dma_rx_ch); | |
5e1c5ff4 TL |
696 | |
697 | init_completion(&(mcbsp[id].rx_dma_completion)); | |
698 | ||
120db2cb TL |
699 | if (cpu_class_is_omap1()) { |
700 | src_port = OMAP_DMA_PORT_TIPB; | |
701 | dest_port = OMAP_DMA_PORT_EMIFF; | |
702 | } | |
bc5d0c89 | 703 | if (cpu_class_is_omap2()) |
120db2cb TL |
704 | sync_dev = mcbsp[id].dma_rx_sync; |
705 | ||
5e1c5ff4 | 706 | omap_set_dma_transfer_params(mcbsp[id].dma_rx_lch, |
fb78d808 EV |
707 | OMAP_DMA_DATA_TYPE_S16, |
708 | length >> 1, 1, | |
709 | OMAP_DMA_SYNC_ELEMENT, | |
710 | sync_dev, 0); | |
5e1c5ff4 TL |
711 | |
712 | omap_set_dma_src_params(mcbsp[id].dma_rx_lch, | |
120db2cb | 713 | src_port, |
5e1c5ff4 | 714 | OMAP_DMA_AMODE_CONSTANT, |
1a8bfa1e TL |
715 | mcbsp[id].io_base + OMAP_MCBSP_REG_DRR1, |
716 | 0, 0); | |
5e1c5ff4 TL |
717 | |
718 | omap_set_dma_dest_params(mcbsp[id].dma_rx_lch, | |
fb78d808 EV |
719 | dest_port, |
720 | OMAP_DMA_AMODE_POST_INC, | |
721 | buffer, | |
722 | 0, 0); | |
5e1c5ff4 TL |
723 | |
724 | omap_start_dma(mcbsp[id].dma_rx_lch); | |
725 | wait_for_completion(&(mcbsp[id].rx_dma_completion)); | |
fb78d808 | 726 | |
5e1c5ff4 TL |
727 | return 0; |
728 | } | |
fb78d808 | 729 | EXPORT_SYMBOL(omap_mcbsp_recv_buffer); |
5e1c5ff4 TL |
730 | |
731 | /* | |
732 | * SPI wrapper. | |
733 | * Since SPI setup is much simpler than the generic McBSP one, | |
734 | * this wrapper just need an omap_mcbsp_spi_cfg structure as an input. | |
735 | * Once this is done, you can call omap_mcbsp_start(). | |
736 | */ | |
fb78d808 EV |
737 | void omap_mcbsp_set_spi_mode(unsigned int id, |
738 | const struct omap_mcbsp_spi_cfg *spi_cfg) | |
5e1c5ff4 TL |
739 | { |
740 | struct omap_mcbsp_reg_cfg mcbsp_cfg; | |
741 | ||
bc5d0c89 EV |
742 | if (!omap_mcbsp_check_valid_id(id)) { |
743 | printk(KERN_ERR "%s: Invalid id (%d)\n", __func__, id + 1); | |
5e1c5ff4 | 744 | return; |
bc5d0c89 | 745 | } |
5e1c5ff4 TL |
746 | |
747 | memset(&mcbsp_cfg, 0, sizeof(struct omap_mcbsp_reg_cfg)); | |
748 | ||
749 | /* SPI has only one frame */ | |
750 | mcbsp_cfg.rcr1 |= (RWDLEN1(spi_cfg->word_length) | RFRLEN1(0)); | |
751 | mcbsp_cfg.xcr1 |= (XWDLEN1(spi_cfg->word_length) | XFRLEN1(0)); | |
752 | ||
fb78d808 | 753 | /* Clock stop mode */ |
5e1c5ff4 TL |
754 | if (spi_cfg->clk_stp_mode == OMAP_MCBSP_CLK_STP_MODE_NO_DELAY) |
755 | mcbsp_cfg.spcr1 |= (1 << 12); | |
756 | else | |
757 | mcbsp_cfg.spcr1 |= (3 << 11); | |
758 | ||
759 | /* Set clock parities */ | |
760 | if (spi_cfg->rx_clock_polarity == OMAP_MCBSP_CLK_RISING) | |
761 | mcbsp_cfg.pcr0 |= CLKRP; | |
762 | else | |
763 | mcbsp_cfg.pcr0 &= ~CLKRP; | |
764 | ||
765 | if (spi_cfg->tx_clock_polarity == OMAP_MCBSP_CLK_RISING) | |
766 | mcbsp_cfg.pcr0 &= ~CLKXP; | |
767 | else | |
768 | mcbsp_cfg.pcr0 |= CLKXP; | |
769 | ||
770 | /* Set SCLKME to 0 and CLKSM to 1 */ | |
771 | mcbsp_cfg.pcr0 &= ~SCLKME; | |
772 | mcbsp_cfg.srgr2 |= CLKSM; | |
773 | ||
774 | /* Set FSXP */ | |
775 | if (spi_cfg->fsx_polarity == OMAP_MCBSP_FS_ACTIVE_HIGH) | |
776 | mcbsp_cfg.pcr0 &= ~FSXP; | |
777 | else | |
778 | mcbsp_cfg.pcr0 |= FSXP; | |
779 | ||
780 | if (spi_cfg->spi_mode == OMAP_MCBSP_SPI_MASTER) { | |
781 | mcbsp_cfg.pcr0 |= CLKXM; | |
fb78d808 | 782 | mcbsp_cfg.srgr1 |= CLKGDV(spi_cfg->clk_div - 1); |
5e1c5ff4 TL |
783 | mcbsp_cfg.pcr0 |= FSXM; |
784 | mcbsp_cfg.srgr2 &= ~FSGM; | |
785 | mcbsp_cfg.xcr2 |= XDATDLY(1); | |
786 | mcbsp_cfg.rcr2 |= RDATDLY(1); | |
fb78d808 | 787 | } else { |
5e1c5ff4 TL |
788 | mcbsp_cfg.pcr0 &= ~CLKXM; |
789 | mcbsp_cfg.srgr1 |= CLKGDV(1); | |
790 | mcbsp_cfg.pcr0 &= ~FSXM; | |
791 | mcbsp_cfg.xcr2 &= ~XDATDLY(3); | |
792 | mcbsp_cfg.rcr2 &= ~RDATDLY(3); | |
793 | } | |
794 | ||
795 | mcbsp_cfg.xcr2 &= ~XPHASE; | |
796 | mcbsp_cfg.rcr2 &= ~RPHASE; | |
797 | ||
798 | omap_mcbsp_config(id, &mcbsp_cfg); | |
799 | } | |
fb78d808 | 800 | EXPORT_SYMBOL(omap_mcbsp_set_spi_mode); |
5e1c5ff4 TL |
801 | |
802 | /* | |
803 | * McBSP1 and McBSP3 are directly mapped on 1610 and 1510. | |
804 | * 730 has only 2 McBSP, and both of them are MPU peripherals. | |
805 | */ | |
bc5d0c89 EV |
806 | static int __init omap_mcbsp_probe(struct platform_device *pdev) |
807 | { | |
808 | struct omap_mcbsp_platform_data *pdata = pdev->dev.platform_data; | |
809 | int id = pdev->id - 1; | |
810 | int ret = 0; | |
5e1c5ff4 | 811 | |
bc5d0c89 EV |
812 | if (!pdata) { |
813 | dev_err(&pdev->dev, "McBSP device initialized without" | |
814 | "platform data\n"); | |
815 | ret = -EINVAL; | |
816 | goto exit; | |
817 | } | |
818 | ||
819 | dev_dbg(&pdev->dev, "Initializing OMAP McBSP (%d).\n", pdev->id); | |
820 | ||
821 | if (id >= OMAP_MAX_MCBSP_COUNT) { | |
822 | dev_err(&pdev->dev, "Invalid McBSP device id (%d)\n", id); | |
823 | ret = -EINVAL; | |
824 | goto exit; | |
825 | } | |
826 | ||
827 | spin_lock_init(&mcbsp[id].lock); | |
828 | mcbsp[id].id = id + 1; | |
829 | mcbsp[id].free = 1; | |
830 | mcbsp[id].dma_tx_lch = -1; | |
831 | mcbsp[id].dma_rx_lch = -1; | |
832 | ||
833 | mcbsp[id].io_base = pdata->virt_base; | |
834 | /* Default I/O is IRQ based */ | |
835 | mcbsp[id].io_type = OMAP_MCBSP_IRQ_IO; | |
836 | mcbsp[id].tx_irq = pdata->tx_irq; | |
837 | mcbsp[id].rx_irq = pdata->rx_irq; | |
838 | mcbsp[id].dma_rx_sync = pdata->dma_rx_sync; | |
839 | mcbsp[id].dma_tx_sync = pdata->dma_tx_sync; | |
840 | ||
841 | if (pdata->clk_name) | |
842 | mcbsp[id].clk = clk_get(&pdev->dev, pdata->clk_name); | |
843 | if (IS_ERR(mcbsp[id].clk)) { | |
844 | mcbsp[id].free = 0; | |
845 | dev_err(&pdev->dev, | |
846 | "Invalid clock configuration for McBSP%d.\n", | |
847 | mcbsp[id].id); | |
848 | ret = -EINVAL; | |
849 | goto exit; | |
850 | } | |
851 | ||
852 | mcbsp[id].pdata = pdata; | |
853 | mcbsp[id].dev = &pdev->dev; | |
854 | platform_set_drvdata(pdev, &mcbsp[id]); | |
855 | ||
856 | exit: | |
857 | return ret; | |
858 | } | |
120db2cb | 859 | |
bc5d0c89 | 860 | static int omap_mcbsp_remove(struct platform_device *pdev) |
5e1c5ff4 | 861 | { |
bc5d0c89 | 862 | struct omap_mcbsp *mcbsp = platform_get_drvdata(pdev); |
5e1c5ff4 | 863 | |
bc5d0c89 EV |
864 | platform_set_drvdata(pdev, NULL); |
865 | if (mcbsp) { | |
5e1c5ff4 | 866 | |
bc5d0c89 EV |
867 | if (mcbsp->pdata && mcbsp->pdata->ops && |
868 | mcbsp->pdata->ops->free) | |
869 | mcbsp->pdata->ops->free(mcbsp->id); | |
5e1c5ff4 | 870 | |
bc5d0c89 EV |
871 | clk_disable(mcbsp->clk); |
872 | clk_put(mcbsp->clk); | |
873 | ||
874 | mcbsp->clk = NULL; | |
875 | mcbsp->free = 0; | |
876 | mcbsp->dev = NULL; | |
5e1c5ff4 TL |
877 | } |
878 | ||
879 | return 0; | |
880 | } | |
881 | ||
bc5d0c89 EV |
882 | static struct platform_driver omap_mcbsp_driver = { |
883 | .probe = omap_mcbsp_probe, | |
884 | .remove = omap_mcbsp_remove, | |
885 | .driver = { | |
886 | .name = "omap-mcbsp", | |
887 | }, | |
888 | }; | |
889 | ||
890 | int __init omap_mcbsp_init(void) | |
891 | { | |
892 | /* Register the McBSP driver */ | |
893 | return platform_driver_register(&omap_mcbsp_driver); | |
894 | } | |
895 |