]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/arm/plat-orion/common.c
Merge remote-tracking branches 'asoc/topic/adsp', 'asoc/topic/ak4613', 'asoc/topic...
[mirror_ubuntu-bionic-kernel.git] / arch / arm / plat-orion / common.c
CommitLineData
28a2b450
AL
1/*
2 * arch/arm/plat-orion/common.c
3 *
4 * Marvell Orion SoC common setup code used by multiple mach-/common.c
5 *
6 * This file is licensed under the terms of the GNU General Public
7 * License version 2. This program is licensed "as is" without any
8 * warranty of any kind, whether express or implied.
9 */
10
11#include <linux/kernel.h>
12#include <linux/init.h>
13#include <linux/platform_device.h>
7e3819d8 14#include <linux/dma-mapping.h>
28a2b450 15#include <linux/serial_8250.h>
9e613f8a 16#include <linux/ata_platform.h>
2f129bf4
AL
17#include <linux/clk.h>
18#include <linux/clkdev.h>
7e3819d8 19#include <linux/mv643xx_eth.h>
aac7ffa3 20#include <linux/mv643xx_i2c.h>
7e3819d8 21#include <net/dsa.h>
c02cecb9
AB
22#include <linux/platform_data/dma-mv_xor.h>
23#include <linux/platform_data/usb-ehci-orion.h>
48fce88c 24#include <plat/common.h>
575e93f7 25#include <linux/phy.h>
28a2b450 26
4574b886
AL
27/* Create a clkdev entry for a given device/clk */
28void __init orion_clkdev_add(const char *con_id, const char *dev_id,
29 struct clk *clk)
30{
4dbc0230 31 clkdev_create(clk, con_id, "%s", dev_id);
4574b886
AL
32}
33
34/* Create clkdev entries for all orion platforms except kirkwood.
35 Kirkwood has gated clocks for some of its peripherals, so creates
36 its own clkdev entries. For all the other orion devices, create
37 clkdev entries to the tclk. */
38void __init orion_clkdev_init(struct clk *tclk)
39{
40 orion_clkdev_add(NULL, "orion_spi.0", tclk);
41 orion_clkdev_add(NULL, "orion_spi.1", tclk);
452503eb
AL
42 orion_clkdev_add(NULL, MV643XX_ETH_NAME ".0", tclk);
43 orion_clkdev_add(NULL, MV643XX_ETH_NAME ".1", tclk);
44 orion_clkdev_add(NULL, MV643XX_ETH_NAME ".2", tclk);
45 orion_clkdev_add(NULL, MV643XX_ETH_NAME ".3", tclk);
4f04be62 46 orion_clkdev_add(NULL, "orion_wdt", tclk);
e91cac0a 47 orion_clkdev_add(NULL, MV64XXX_I2C_CTLR_NAME ".0", tclk);
4574b886
AL
48}
49
28a2b450
AL
50/* Fill in the resources structure and link it into the platform
51 device structure. There is always a memory region, and nearly
52 always an interrupt.*/
53static void fill_resources(struct platform_device *device,
54 struct resource *resources,
55 resource_size_t mapbase,
93a753bd 56 resource_size_t size)
28a2b450
AL
57{
58 device->resource = resources;
59 device->num_resources = 1;
60 resources[0].flags = IORESOURCE_MEM;
61 resources[0].start = mapbase;
62 resources[0].end = mapbase + size;
93a753bd 63}
28a2b450 64
93a753bd
AB
65static void fill_resources_irq(struct platform_device *device,
66 struct resource *resources,
67 resource_size_t mapbase,
68 resource_size_t size,
69 unsigned int irq)
70{
71 fill_resources(device, resources, mapbase, size);
72
73 device->num_resources++;
74 resources[1].flags = IORESOURCE_IRQ;
75 resources[1].start = irq;
76 resources[1].end = irq;
28a2b450
AL
77}
78
79/*****************************************************************************
80 * UART
81 ****************************************************************************/
74c33576
AL
82static unsigned long __init uart_get_clk_rate(struct clk *clk)
83{
84 clk_prepare_enable(clk);
85 return clk_get_rate(clk);
86}
87
28a2b450
AL
88static void __init uart_complete(
89 struct platform_device *orion_uart,
90 struct plat_serial8250_port *data,
91 struct resource *resources,
d19beac1 92 void __iomem *membase,
28a2b450
AL
93 resource_size_t mapbase,
94 unsigned int irq,
74c33576 95 struct clk *clk)
28a2b450
AL
96{
97 data->mapbase = mapbase;
d19beac1 98 data->membase = membase;
28a2b450 99 data->irq = irq;
74c33576 100 data->uartclk = uart_get_clk_rate(clk);
28a2b450
AL
101 orion_uart->dev.platform_data = data;
102
93a753bd 103 fill_resources_irq(orion_uart, resources, mapbase, 0xff, irq);
28a2b450
AL
104 platform_device_register(orion_uart);
105}
106
107/*****************************************************************************
108 * UART0
109 ****************************************************************************/
110static struct plat_serial8250_port orion_uart0_data[] = {
111 {
112 .flags = UPF_SKIP_TEST | UPF_BOOT_AUTOCONF,
113 .iotype = UPIO_MEM,
114 .regshift = 2,
115 }, {
116 },
117};
118
119static struct resource orion_uart0_resources[2];
120
121static struct platform_device orion_uart0 = {
122 .name = "serial8250",
123 .id = PLAT8250_DEV_PLATFORM,
124};
125
d19beac1 126void __init orion_uart0_init(void __iomem *membase,
28a2b450
AL
127 resource_size_t mapbase,
128 unsigned int irq,
74c33576 129 struct clk *clk)
28a2b450
AL
130{
131 uart_complete(&orion_uart0, orion_uart0_data, orion_uart0_resources,
74c33576 132 membase, mapbase, irq, clk);
28a2b450
AL
133}
134
135/*****************************************************************************
136 * UART1
137 ****************************************************************************/
138static struct plat_serial8250_port orion_uart1_data[] = {
139 {
140 .flags = UPF_SKIP_TEST | UPF_BOOT_AUTOCONF,
141 .iotype = UPIO_MEM,
142 .regshift = 2,
143 }, {
144 },
145};
146
147static struct resource orion_uart1_resources[2];
148
149static struct platform_device orion_uart1 = {
150 .name = "serial8250",
151 .id = PLAT8250_DEV_PLATFORM1,
152};
153
d19beac1 154void __init orion_uart1_init(void __iomem *membase,
28a2b450
AL
155 resource_size_t mapbase,
156 unsigned int irq,
74c33576 157 struct clk *clk)
28a2b450
AL
158{
159 uart_complete(&orion_uart1, orion_uart1_data, orion_uart1_resources,
74c33576 160 membase, mapbase, irq, clk);
28a2b450
AL
161}
162
163/*****************************************************************************
164 * UART2
165 ****************************************************************************/
166static struct plat_serial8250_port orion_uart2_data[] = {
167 {
168 .flags = UPF_SKIP_TEST | UPF_BOOT_AUTOCONF,
169 .iotype = UPIO_MEM,
170 .regshift = 2,
171 }, {
172 },
173};
174
175static struct resource orion_uart2_resources[2];
176
177static struct platform_device orion_uart2 = {
178 .name = "serial8250",
179 .id = PLAT8250_DEV_PLATFORM2,
180};
181
d19beac1 182void __init orion_uart2_init(void __iomem *membase,
28a2b450
AL
183 resource_size_t mapbase,
184 unsigned int irq,
74c33576 185 struct clk *clk)
28a2b450
AL
186{
187 uart_complete(&orion_uart2, orion_uart2_data, orion_uart2_resources,
74c33576 188 membase, mapbase, irq, clk);
28a2b450
AL
189}
190
191/*****************************************************************************
192 * UART3
193 ****************************************************************************/
194static struct plat_serial8250_port orion_uart3_data[] = {
195 {
196 .flags = UPF_SKIP_TEST | UPF_BOOT_AUTOCONF,
197 .iotype = UPIO_MEM,
198 .regshift = 2,
199 }, {
200 },
201};
202
203static struct resource orion_uart3_resources[2];
204
205static struct platform_device orion_uart3 = {
206 .name = "serial8250",
207 .id = 3,
208};
209
d19beac1 210void __init orion_uart3_init(void __iomem *membase,
28a2b450
AL
211 resource_size_t mapbase,
212 unsigned int irq,
74c33576 213 struct clk *clk)
28a2b450
AL
214{
215 uart_complete(&orion_uart3, orion_uart3_data, orion_uart3_resources,
74c33576 216 membase, mapbase, irq, clk);
28a2b450 217}
f6eaccb3
AL
218
219/*****************************************************************************
220 * SoC RTC
221 ****************************************************************************/
222static struct resource orion_rtc_resource[2];
223
224void __init orion_rtc_init(unsigned long mapbase,
225 unsigned long irq)
226{
227 orion_rtc_resource[0].start = mapbase;
228 orion_rtc_resource[0].end = mapbase + SZ_32 - 1;
229 orion_rtc_resource[0].flags = IORESOURCE_MEM;
230 orion_rtc_resource[1].start = irq;
231 orion_rtc_resource[1].end = irq;
232 orion_rtc_resource[1].flags = IORESOURCE_IRQ;
233
234 platform_device_register_simple("rtc-mv", -1, orion_rtc_resource, 2);
235}
7e3819d8
AL
236
237/*****************************************************************************
238 * GE
239 ****************************************************************************/
240static __init void ge_complete(
241 struct mv643xx_eth_shared_platform_data *orion_ge_shared_data,
7e3819d8
AL
242 struct resource *orion_ge_resource, unsigned long irq,
243 struct platform_device *orion_ge_shared,
c3a07134 244 struct platform_device *orion_ge_mvmdio,
7e3819d8
AL
245 struct mv643xx_eth_platform_data *eth_data,
246 struct platform_device *orion_ge)
247{
7e3819d8
AL
248 orion_ge_resource->start = irq;
249 orion_ge_resource->end = irq;
250 eth_data->shared = orion_ge_shared;
251 orion_ge->dev.platform_data = eth_data;
252
253 platform_device_register(orion_ge_shared);
c3a07134
FF
254 if (orion_ge_mvmdio)
255 platform_device_register(orion_ge_mvmdio);
7e3819d8
AL
256 platform_device_register(orion_ge);
257}
258
259/*****************************************************************************
260 * GE00
261 ****************************************************************************/
48fce88c 262static struct mv643xx_eth_shared_platform_data orion_ge00_shared_data;
7e3819d8
AL
263
264static struct resource orion_ge00_shared_resources[] = {
265 {
266 .name = "ge00 base",
7e3819d8
AL
267 },
268};
269
270static struct platform_device orion_ge00_shared = {
271 .name = MV643XX_ETH_SHARED_NAME,
272 .id = 0,
273 .dev = {
274 .platform_data = &orion_ge00_shared_data,
275 },
276};
277
c3a07134
FF
278static struct resource orion_ge_mvmdio_resources[] = {
279 {
280 .name = "ge00 mvmdio base",
281 }, {
282 .name = "ge00 mvmdio err irq",
283 },
284};
285
286static struct platform_device orion_ge_mvmdio = {
287 .name = "orion-mdio",
288 .id = -1,
289};
290
7e3819d8
AL
291static struct resource orion_ge00_resources[] = {
292 {
293 .name = "ge00 irq",
294 .flags = IORESOURCE_IRQ,
295 },
296};
297
298static struct platform_device orion_ge00 = {
299 .name = MV643XX_ETH_NAME,
300 .id = 0,
301 .num_resources = 1,
302 .resource = orion_ge00_resources,
303 .dev = {
304 .coherent_dma_mask = DMA_BIT_MASK(32),
305 },
306};
307
308void __init orion_ge00_init(struct mv643xx_eth_platform_data *eth_data,
7e3819d8
AL
309 unsigned long mapbase,
310 unsigned long irq,
58569aee
AP
311 unsigned long irq_err,
312 unsigned int tx_csum_limit)
7e3819d8
AL
313{
314 fill_resources(&orion_ge00_shared, orion_ge00_shared_resources,
93a753bd
AB
315 mapbase + 0x2000, SZ_16K - 1);
316 fill_resources_irq(&orion_ge_mvmdio, orion_ge_mvmdio_resources,
c3a07134 317 mapbase + 0x2004, 0x84 - 1, irq_err);
58569aee 318 orion_ge00_shared_data.tx_csum_limit = tx_csum_limit;
452503eb 319 ge_complete(&orion_ge00_shared_data,
7e3819d8 320 orion_ge00_resources, irq, &orion_ge00_shared,
c3a07134 321 &orion_ge_mvmdio,
7e3819d8
AL
322 eth_data, &orion_ge00);
323}
324
325/*****************************************************************************
326 * GE01
327 ****************************************************************************/
48fce88c 328static struct mv643xx_eth_shared_platform_data orion_ge01_shared_data;
7e3819d8
AL
329
330static struct resource orion_ge01_shared_resources[] = {
331 {
332 .name = "ge01 base",
c3a07134 333 }
7e3819d8
AL
334};
335
336static struct platform_device orion_ge01_shared = {
337 .name = MV643XX_ETH_SHARED_NAME,
338 .id = 1,
339 .dev = {
340 .platform_data = &orion_ge01_shared_data,
341 },
342};
343
344static struct resource orion_ge01_resources[] = {
345 {
346 .name = "ge01 irq",
347 .flags = IORESOURCE_IRQ,
348 },
349};
350
351static struct platform_device orion_ge01 = {
352 .name = MV643XX_ETH_NAME,
353 .id = 1,
354 .num_resources = 1,
355 .resource = orion_ge01_resources,
356 .dev = {
357 .coherent_dma_mask = DMA_BIT_MASK(32),
358 },
359};
360
361void __init orion_ge01_init(struct mv643xx_eth_platform_data *eth_data,
7e3819d8
AL
362 unsigned long mapbase,
363 unsigned long irq,
58569aee 364 unsigned int tx_csum_limit)
7e3819d8
AL
365{
366 fill_resources(&orion_ge01_shared, orion_ge01_shared_resources,
93a753bd 367 mapbase + 0x2000, SZ_16K - 1);
58569aee 368 orion_ge01_shared_data.tx_csum_limit = tx_csum_limit;
452503eb 369 ge_complete(&orion_ge01_shared_data,
7e3819d8 370 orion_ge01_resources, irq, &orion_ge01_shared,
c3a07134 371 NULL,
7e3819d8
AL
372 eth_data, &orion_ge01);
373}
374
375/*****************************************************************************
376 * GE10
377 ****************************************************************************/
48fce88c 378static struct mv643xx_eth_shared_platform_data orion_ge10_shared_data;
7e3819d8
AL
379
380static struct resource orion_ge10_shared_resources[] = {
381 {
382 .name = "ge10 base",
c3a07134 383 }
7e3819d8
AL
384};
385
386static struct platform_device orion_ge10_shared = {
387 .name = MV643XX_ETH_SHARED_NAME,
2b8b2797 388 .id = 2,
7e3819d8
AL
389 .dev = {
390 .platform_data = &orion_ge10_shared_data,
391 },
392};
393
394static struct resource orion_ge10_resources[] = {
395 {
396 .name = "ge10 irq",
397 .flags = IORESOURCE_IRQ,
398 },
399};
400
401static struct platform_device orion_ge10 = {
402 .name = MV643XX_ETH_NAME,
2b8b2797
GC
403 .id = 2,
404 .num_resources = 1,
7e3819d8
AL
405 .resource = orion_ge10_resources,
406 .dev = {
407 .coherent_dma_mask = DMA_BIT_MASK(32),
408 },
409};
410
411void __init orion_ge10_init(struct mv643xx_eth_platform_data *eth_data,
7e3819d8 412 unsigned long mapbase,
7d619d8a 413 unsigned long irq)
7e3819d8
AL
414{
415 fill_resources(&orion_ge10_shared, orion_ge10_shared_resources,
93a753bd 416 mapbase + 0x2000, SZ_16K - 1);
452503eb 417 ge_complete(&orion_ge10_shared_data,
7e3819d8 418 orion_ge10_resources, irq, &orion_ge10_shared,
c3a07134 419 NULL,
7e3819d8
AL
420 eth_data, &orion_ge10);
421}
422
423/*****************************************************************************
424 * GE11
425 ****************************************************************************/
48fce88c 426static struct mv643xx_eth_shared_platform_data orion_ge11_shared_data;
7e3819d8
AL
427
428static struct resource orion_ge11_shared_resources[] = {
429 {
430 .name = "ge11 base",
7e3819d8
AL
431 },
432};
433
434static struct platform_device orion_ge11_shared = {
435 .name = MV643XX_ETH_SHARED_NAME,
2b8b2797 436 .id = 3,
7e3819d8
AL
437 .dev = {
438 .platform_data = &orion_ge11_shared_data,
439 },
440};
441
442static struct resource orion_ge11_resources[] = {
443 {
444 .name = "ge11 irq",
445 .flags = IORESOURCE_IRQ,
446 },
447};
448
449static struct platform_device orion_ge11 = {
450 .name = MV643XX_ETH_NAME,
2b8b2797
GC
451 .id = 3,
452 .num_resources = 1,
7e3819d8
AL
453 .resource = orion_ge11_resources,
454 .dev = {
455 .coherent_dma_mask = DMA_BIT_MASK(32),
456 },
457};
458
459void __init orion_ge11_init(struct mv643xx_eth_platform_data *eth_data,
7e3819d8 460 unsigned long mapbase,
7d619d8a 461 unsigned long irq)
7e3819d8
AL
462{
463 fill_resources(&orion_ge11_shared, orion_ge11_shared_resources,
93a753bd 464 mapbase + 0x2000, SZ_16K - 1);
452503eb 465 ge_complete(&orion_ge11_shared_data,
7e3819d8 466 orion_ge11_resources, irq, &orion_ge11_shared,
c3a07134 467 NULL,
7e3819d8
AL
468 eth_data, &orion_ge11);
469}
470
d43e85b7 471#ifdef CONFIG_ARCH_ORION5X
7e3819d8
AL
472/*****************************************************************************
473 * Ethernet switch
474 ****************************************************************************/
575e93f7
FF
475static __initconst const char *orion_ge00_mvmdio_bus_name = "orion-mii";
476static __initdata struct mdio_board_info
477 orion_ge00_switch_board_info;
478
479void __init orion_ge00_switch_init(struct dsa_chip_data *d)
7e3819d8 480{
575e93f7
FF
481 struct mdio_board_info *bd;
482 unsigned int i;
483
d43e85b7
AB
484 if (!IS_BUILTIN(CONFIG_PHYLIB))
485 return;
486
575e93f7
FF
487 for (i = 0; i < ARRAY_SIZE(d->port_names); i++)
488 if (!strcmp(d->port_names[i], "cpu"))
489 break;
7e3819d8 490
575e93f7
FF
491 bd = &orion_ge00_switch_board_info;
492 bd->bus_id = orion_ge00_mvmdio_bus_name;
493 bd->mdio_addr = d->sw_addr;
494 d->netdev[i] = &orion_ge00.dev;
495 strcpy(bd->modalias, "mv88e6085");
496 bd->platform_data = d;
7e3819d8 497
575e93f7 498 mdiobus_register_board_info(&orion_ge00_switch_board_info, 1);
7e3819d8 499}
d43e85b7 500#endif
aac7ffa3
AL
501
502/*****************************************************************************
503 * I2C
504 ****************************************************************************/
505static struct mv64xxx_i2c_pdata orion_i2c_pdata = {
506 .freq_n = 3,
507 .timeout = 1000, /* Default timeout of 1 second */
508};
509
510static struct resource orion_i2c_resources[2];
511
512static struct platform_device orion_i2c = {
513 .name = MV64XXX_I2C_CTLR_NAME,
514 .id = 0,
515 .dev = {
516 .platform_data = &orion_i2c_pdata,
517 },
518};
519
520static struct mv64xxx_i2c_pdata orion_i2c_1_pdata = {
521 .freq_n = 3,
522 .timeout = 1000, /* Default timeout of 1 second */
523};
524
525static struct resource orion_i2c_1_resources[2];
526
527static struct platform_device orion_i2c_1 = {
528 .name = MV64XXX_I2C_CTLR_NAME,
529 .id = 1,
530 .dev = {
531 .platform_data = &orion_i2c_1_pdata,
532 },
533};
534
535void __init orion_i2c_init(unsigned long mapbase,
536 unsigned long irq,
537 unsigned long freq_m)
538{
539 orion_i2c_pdata.freq_m = freq_m;
93a753bd 540 fill_resources_irq(&orion_i2c, orion_i2c_resources, mapbase,
aac7ffa3
AL
541 SZ_32 - 1, irq);
542 platform_device_register(&orion_i2c);
543}
544
545void __init orion_i2c_1_init(unsigned long mapbase,
546 unsigned long irq,
547 unsigned long freq_m)
548{
549 orion_i2c_1_pdata.freq_m = freq_m;
93a753bd 550 fill_resources_irq(&orion_i2c_1, orion_i2c_1_resources, mapbase,
aac7ffa3
AL
551 SZ_32 - 1, irq);
552 platform_device_register(&orion_i2c_1);
553}
980f9f60
AL
554
555/*****************************************************************************
556 * SPI
557 ****************************************************************************/
980f9f60
AL
558static struct resource orion_spi_resources;
559
560static struct platform_device orion_spi = {
561 .name = "orion_spi",
562 .id = 0,
980f9f60
AL
563};
564
980f9f60
AL
565static struct resource orion_spi_1_resources;
566
567static struct platform_device orion_spi_1 = {
568 .name = "orion_spi",
569 .id = 1,
980f9f60
AL
570};
571
572/* Note: The SPI silicon core does have interrupts. However the
573 * current Linux software driver does not use interrupts. */
574
4574b886 575void __init orion_spi_init(unsigned long mapbase)
980f9f60 576{
980f9f60 577 fill_resources(&orion_spi, &orion_spi_resources,
93a753bd 578 mapbase, SZ_512 - 1);
980f9f60
AL
579 platform_device_register(&orion_spi);
580}
581
4574b886 582void __init orion_spi_1_init(unsigned long mapbase)
980f9f60 583{
980f9f60 584 fill_resources(&orion_spi_1, &orion_spi_1_resources,
93a753bd 585 mapbase, SZ_512 - 1);
980f9f60
AL
586 platform_device_register(&orion_spi_1);
587}
5e00d378 588
ee962723
AL
589/*****************************************************************************
590 * XOR
591 ****************************************************************************/
ee962723
AL
592static u64 orion_xor_dmamask = DMA_BIT_MASK(32);
593
ee962723
AL
594/*****************************************************************************
595 * XOR0
596 ****************************************************************************/
597static struct resource orion_xor0_shared_resources[] = {
598 {
599 .name = "xor 0 low",
600 .flags = IORESOURCE_MEM,
601 }, {
602 .name = "xor 0 high",
603 .flags = IORESOURCE_MEM,
af19e148
TP
604 }, {
605 .name = "irq channel 0",
606 .flags = IORESOURCE_IRQ,
607 }, {
608 .name = "irq channel 1",
609 .flags = IORESOURCE_IRQ,
ee962723
AL
610 },
611};
612
b503fa01 613static struct mv_xor_channel_data orion_xor0_channels_data[2];
ee962723 614
7dde453d 615static struct mv_xor_platform_data orion_xor0_pdata = {
e39f6ec1 616 .channels = orion_xor0_channels_data,
ee962723
AL
617};
618
af19e148 619static struct platform_device orion_xor0_shared = {
0dddee7a 620 .name = MV_XOR_NAME,
af19e148
TP
621 .id = 0,
622 .num_resources = ARRAY_SIZE(orion_xor0_shared_resources),
623 .resource = orion_xor0_shared_resources,
624 .dev = {
625 .dma_mask = &orion_xor_dmamask,
626 .coherent_dma_mask = DMA_BIT_MASK(64),
627 .platform_data = &orion_xor0_pdata,
ee962723
AL
628 },
629};
630
db33f4de 631void __init orion_xor0_init(unsigned long mapbase_low,
ee962723
AL
632 unsigned long mapbase_high,
633 unsigned long irq_0,
634 unsigned long irq_1)
635{
ee962723
AL
636 orion_xor0_shared_resources[0].start = mapbase_low;
637 orion_xor0_shared_resources[0].end = mapbase_low + 0xff;
638 orion_xor0_shared_resources[1].start = mapbase_high;
639 orion_xor0_shared_resources[1].end = mapbase_high + 0xff;
640
af19e148
TP
641 orion_xor0_shared_resources[2].start = irq_0;
642 orion_xor0_shared_resources[2].end = irq_0;
643 orion_xor0_shared_resources[3].start = irq_1;
644 orion_xor0_shared_resources[3].end = irq_1;
ee962723 645
e39f6ec1
TP
646 dma_cap_set(DMA_MEMCPY, orion_xor0_channels_data[0].cap_mask);
647 dma_cap_set(DMA_XOR, orion_xor0_channels_data[0].cap_mask);
ee962723 648
e39f6ec1
TP
649 dma_cap_set(DMA_MEMCPY, orion_xor0_channels_data[1].cap_mask);
650 dma_cap_set(DMA_XOR, orion_xor0_channels_data[1].cap_mask);
af19e148
TP
651
652 platform_device_register(&orion_xor0_shared);
ee962723
AL
653}
654
655/*****************************************************************************
656 * XOR1
657 ****************************************************************************/
658static struct resource orion_xor1_shared_resources[] = {
659 {
660 .name = "xor 1 low",
661 .flags = IORESOURCE_MEM,
662 }, {
663 .name = "xor 1 high",
664 .flags = IORESOURCE_MEM,
dd2c57b8
TP
665 }, {
666 .name = "irq channel 0",
667 .flags = IORESOURCE_IRQ,
668 }, {
669 .name = "irq channel 1",
670 .flags = IORESOURCE_IRQ,
ee962723
AL
671 },
672};
673
b503fa01 674static struct mv_xor_channel_data orion_xor1_channels_data[2];
ee962723 675
7dde453d 676static struct mv_xor_platform_data orion_xor1_pdata = {
e39f6ec1 677 .channels = orion_xor1_channels_data,
ee962723
AL
678};
679
dd2c57b8 680static struct platform_device orion_xor1_shared = {
0dddee7a 681 .name = MV_XOR_NAME,
dd2c57b8
TP
682 .id = 1,
683 .num_resources = ARRAY_SIZE(orion_xor1_shared_resources),
684 .resource = orion_xor1_shared_resources,
685 .dev = {
686 .dma_mask = &orion_xor_dmamask,
687 .coherent_dma_mask = DMA_BIT_MASK(64),
688 .platform_data = &orion_xor1_pdata,
ee962723
AL
689 },
690};
691
692void __init orion_xor1_init(unsigned long mapbase_low,
693 unsigned long mapbase_high,
694 unsigned long irq_0,
695 unsigned long irq_1)
696{
697 orion_xor1_shared_resources[0].start = mapbase_low;
698 orion_xor1_shared_resources[0].end = mapbase_low + 0xff;
699 orion_xor1_shared_resources[1].start = mapbase_high;
700 orion_xor1_shared_resources[1].end = mapbase_high + 0xff;
701
dd2c57b8
TP
702 orion_xor1_shared_resources[2].start = irq_0;
703 orion_xor1_shared_resources[2].end = irq_0;
704 orion_xor1_shared_resources[3].start = irq_1;
705 orion_xor1_shared_resources[3].end = irq_1;
ee962723 706
e39f6ec1
TP
707 dma_cap_set(DMA_MEMCPY, orion_xor1_channels_data[0].cap_mask);
708 dma_cap_set(DMA_XOR, orion_xor1_channels_data[0].cap_mask);
ee962723 709
e39f6ec1
TP
710 dma_cap_set(DMA_MEMCPY, orion_xor1_channels_data[1].cap_mask);
711 dma_cap_set(DMA_XOR, orion_xor1_channels_data[1].cap_mask);
dd2c57b8
TP
712
713 platform_device_register(&orion_xor1_shared);
ee962723 714}
4fcd3f37
AL
715
716/*****************************************************************************
717 * EHCI
718 ****************************************************************************/
72053353 719static struct orion_ehci_data orion_ehci_data;
4fcd3f37
AL
720static u64 ehci_dmamask = DMA_BIT_MASK(32);
721
722
723/*****************************************************************************
724 * EHCI0
725 ****************************************************************************/
726static struct resource orion_ehci_resources[2];
727
728static struct platform_device orion_ehci = {
729 .name = "orion-ehci",
730 .id = 0,
731 .dev = {
732 .dma_mask = &ehci_dmamask,
733 .coherent_dma_mask = DMA_BIT_MASK(32),
734 .platform_data = &orion_ehci_data,
735 },
736};
737
db33f4de 738void __init orion_ehci_init(unsigned long mapbase,
72053353
AL
739 unsigned long irq,
740 enum orion_ehci_phy_ver phy_version)
4fcd3f37 741{
72053353 742 orion_ehci_data.phy_version = phy_version;
93a753bd 743 fill_resources_irq(&orion_ehci, orion_ehci_resources, mapbase, SZ_4K - 1,
4fcd3f37
AL
744 irq);
745
746 platform_device_register(&orion_ehci);
747}
748
749/*****************************************************************************
750 * EHCI1
751 ****************************************************************************/
752static struct resource orion_ehci_1_resources[2];
753
754static struct platform_device orion_ehci_1 = {
755 .name = "orion-ehci",
756 .id = 1,
757 .dev = {
758 .dma_mask = &ehci_dmamask,
759 .coherent_dma_mask = DMA_BIT_MASK(32),
760 .platform_data = &orion_ehci_data,
761 },
762};
763
db33f4de 764void __init orion_ehci_1_init(unsigned long mapbase,
4fcd3f37
AL
765 unsigned long irq)
766{
93a753bd 767 fill_resources_irq(&orion_ehci_1, orion_ehci_1_resources,
4fcd3f37
AL
768 mapbase, SZ_4K - 1, irq);
769
770 platform_device_register(&orion_ehci_1);
771}
772
773/*****************************************************************************
774 * EHCI2
775 ****************************************************************************/
776static struct resource orion_ehci_2_resources[2];
777
778static struct platform_device orion_ehci_2 = {
779 .name = "orion-ehci",
780 .id = 2,
781 .dev = {
782 .dma_mask = &ehci_dmamask,
783 .coherent_dma_mask = DMA_BIT_MASK(32),
784 .platform_data = &orion_ehci_data,
785 },
786};
787
db33f4de 788void __init orion_ehci_2_init(unsigned long mapbase,
4fcd3f37
AL
789 unsigned long irq)
790{
93a753bd 791 fill_resources_irq(&orion_ehci_2, orion_ehci_2_resources,
4fcd3f37
AL
792 mapbase, SZ_4K - 1, irq);
793
794 platform_device_register(&orion_ehci_2);
795}
9e613f8a
AL
796
797/*****************************************************************************
798 * SATA
799 ****************************************************************************/
800static struct resource orion_sata_resources[2] = {
801 {
802 .name = "sata base",
803 }, {
804 .name = "sata irq",
805 },
806};
807
808static struct platform_device orion_sata = {
809 .name = "sata_mv",
810 .id = 0,
811 .dev = {
812 .coherent_dma_mask = DMA_BIT_MASK(32),
813 },
814};
815
816void __init orion_sata_init(struct mv_sata_platform_data *sata_data,
9e613f8a
AL
817 unsigned long mapbase,
818 unsigned long irq)
819{
9e613f8a 820 orion_sata.dev.platform_data = sata_data;
93a753bd 821 fill_resources_irq(&orion_sata, orion_sata_resources,
9e613f8a
AL
822 mapbase, 0x5000 - 1, irq);
823
824 platform_device_register(&orion_sata);
825}
826
44350061
AL
827/*****************************************************************************
828 * Cryptographic Engines and Security Accelerator (CESA)
829 ****************************************************************************/
830static struct resource orion_crypto_resources[] = {
831 {
832 .name = "regs",
833 }, {
834 .name = "crypto interrupt",
835 }, {
836 .name = "sram",
837 .flags = IORESOURCE_MEM,
838 },
839};
9e613f8a 840
44350061
AL
841static struct platform_device orion_crypto = {
842 .name = "mv_crypto",
843 .id = -1,
844};
845
846void __init orion_crypto_init(unsigned long mapbase,
847 unsigned long srambase,
848 unsigned long sram_size,
849 unsigned long irq)
850{
93a753bd 851 fill_resources_irq(&orion_crypto, orion_crypto_resources,
44350061
AL
852 mapbase, 0xffff, irq);
853 orion_crypto.num_resources = 3;
854 orion_crypto_resources[2].start = srambase;
855 orion_crypto_resources[2].end = srambase + sram_size - 1;
856
857 platform_device_register(&orion_crypto);
858}