]>
Commit | Line | Data |
---|---|---|
65fa22b7 BD |
1 | /* linux/arch/arm/plat-s3c24xx/irq-om.c |
2 | * | |
3 | * Copyright (c) 2003,2004 Simtec Electronics | |
4 | * Ben Dooks <ben@simtec.co.uk> | |
5 | * http://armlinux.simtec.co.uk/ | |
6 | * | |
7 | * S3C24XX - IRQ PM code | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or modify | |
10 | * it under the terms of the GNU General Public License version 2 as | |
11 | * published by the Free Software Foundation. | |
12 | */ | |
13 | ||
14 | #include <linux/init.h> | |
15 | #include <linux/module.h> | |
16 | #include <linux/interrupt.h> | |
17 | #include <linux/sysdev.h> | |
18 | ||
19 | #include <plat/cpu.h> | |
20 | #include <plat/pm.h> | |
21 | #include <plat/irq.h> | |
22 | ||
23 | /* state for IRQs over sleep */ | |
24 | ||
25 | /* default is to allow for EINT0..EINT15, and IRQ_RTC as wakeup sources | |
26 | * | |
27 | * set bit to 1 in allow bitfield to enable the wakeup settings on it | |
28 | */ | |
29 | ||
30 | unsigned long s3c_irqwake_intallow = 1L << (IRQ_RTC - IRQ_EINT0) | 0xfL; | |
65fa22b7 | 31 | unsigned long s3c_irqwake_eintallow = 0x0000fff0L; |
65fa22b7 | 32 | |
56b34426 | 33 | int s3c_irq_wake(unsigned int irqno, unsigned int state) |
65fa22b7 BD |
34 | { |
35 | unsigned long irqbit = 1 << (irqno - IRQ_EINT0); | |
36 | ||
37 | if (!(s3c_irqwake_intallow & irqbit)) | |
38 | return -ENOENT; | |
39 | ||
40 | printk(KERN_INFO "wake %s for irq %d\n", | |
41 | state ? "enabled" : "disabled", irqno); | |
42 | ||
43 | if (!state) | |
44 | s3c_irqwake_intmask |= irqbit; | |
45 | else | |
46 | s3c_irqwake_intmask &= ~irqbit; | |
47 | ||
48 | return 0; | |
49 | } | |
50 | ||
65fa22b7 BD |
51 | static struct sleep_save irq_save[] = { |
52 | SAVE_ITEM(S3C2410_INTMSK), | |
53 | SAVE_ITEM(S3C2410_INTSUBMSK), | |
54 | }; | |
55 | ||
56 | /* the extint values move between the s3c2410/s3c2440 and the s3c2412 | |
57 | * so we use an array to hold them, and to calculate the address of | |
58 | * the register at run-time | |
59 | */ | |
60 | ||
61 | static unsigned long save_extint[3]; | |
62 | static unsigned long save_eintflt[4]; | |
63 | static unsigned long save_eintmask; | |
64 | ||
65 | int s3c24xx_irq_suspend(struct sys_device *dev, pm_message_t state) | |
66 | { | |
67 | unsigned int i; | |
68 | ||
69 | for (i = 0; i < ARRAY_SIZE(save_extint); i++) | |
70 | save_extint[i] = __raw_readl(S3C24XX_EXTINT0 + (i*4)); | |
71 | ||
72 | for (i = 0; i < ARRAY_SIZE(save_eintflt); i++) | |
73 | save_eintflt[i] = __raw_readl(S3C24XX_EINFLT0 + (i*4)); | |
74 | ||
75 | s3c_pm_do_save(irq_save, ARRAY_SIZE(irq_save)); | |
76 | save_eintmask = __raw_readl(S3C24XX_EINTMASK); | |
77 | ||
78 | return 0; | |
79 | } | |
80 | ||
81 | int s3c24xx_irq_resume(struct sys_device *dev) | |
82 | { | |
83 | unsigned int i; | |
84 | ||
85 | for (i = 0; i < ARRAY_SIZE(save_extint); i++) | |
86 | __raw_writel(save_extint[i], S3C24XX_EXTINT0 + (i*4)); | |
87 | ||
88 | for (i = 0; i < ARRAY_SIZE(save_eintflt); i++) | |
89 | __raw_writel(save_eintflt[i], S3C24XX_EINFLT0 + (i*4)); | |
90 | ||
91 | s3c_pm_do_restore(irq_save, ARRAY_SIZE(irq_save)); | |
92 | __raw_writel(save_eintmask, S3C24XX_EINTMASK); | |
93 | ||
94 | return 0; | |
95 | } |