]>
Commit | Line | Data |
---|---|---|
eed6b3eb OJ |
1 | menu "Platform selection" |
2 | ||
3 | config ARCH_EXYNOS | |
4 | bool | |
5 | help | |
6 | This enables support for Samsung Exynos SoC family | |
7 | ||
8 | config ARCH_EXYNOS7 | |
9 | bool "ARMv8 based Samsung Exynos7" | |
10 | select ARCH_EXYNOS | |
11 | select COMMON_CLK_SAMSUNG | |
12 | select HAVE_S3C2410_WATCHDOG if WATCHDOG | |
13 | select HAVE_S3C_RTC if RTC_CLASS | |
14 | select PINCTRL | |
15 | select PINCTRL_EXYNOS | |
16 | ||
17 | help | |
18 | This enables support for Samsung Exynos7 SoC family | |
19 | ||
20 | config ARCH_FSL_LS2085A | |
21 | bool "Freescale LS2085A SOC" | |
22 | help | |
23 | This enables support for Freescale LS2085A SOC. | |
24 | ||
25 | config ARCH_HISI | |
26 | bool "Hisilicon SoC Family" | |
27 | help | |
28 | This enables support for Hisilicon ARMv8 SoC family | |
29 | ||
30 | config ARCH_MEDIATEK | |
31 | bool "Mediatek MT65xx & MT81xx ARMv8 SoC" | |
32 | select ARM_GIC | |
33 | select PINCTRL | |
34 | help | |
35 | Support for Mediatek MT65xx & MT81xx ARMv8 SoCs | |
36 | ||
37 | config ARCH_QCOM | |
38 | bool "Qualcomm Platforms" | |
39 | select PINCTRL | |
40 | help | |
41 | This enables support for the ARMv8 based Qualcomm chipsets. | |
42 | ||
fbac1c81 HS |
43 | config ARCH_ROCKCHIP |
44 | bool "Rockchip Platforms" | |
45 | select ARCH_HAS_RESET_CONTROLLER | |
46 | select ARCH_REQUIRE_GPIOLIB | |
47 | select PINCTRL | |
48 | select PINCTRL_ROCKCHIP | |
49 | help | |
50 | This enables support for the ARMv8 based Rockchip chipsets, | |
51 | like the RK3368. | |
52 | ||
eed6b3eb OJ |
53 | config ARCH_SEATTLE |
54 | bool "AMD Seattle SoC Family" | |
55 | help | |
56 | This enables support for AMD Seattle SOC Family | |
57 | ||
58 | config ARCH_TEGRA | |
59 | bool "NVIDIA Tegra SoC Family" | |
60 | select ARCH_HAS_RESET_CONTROLLER | |
61 | select ARCH_REQUIRE_GPIOLIB | |
62 | select CLKDEV_LOOKUP | |
63 | select CLKSRC_MMIO | |
64 | select CLKSRC_OF | |
65 | select GENERIC_CLOCKEVENTS | |
66 | select HAVE_CLK | |
67 | select PINCTRL | |
68 | select RESET_CONTROLLER | |
69 | help | |
70 | This enables support for the NVIDIA Tegra SoC family. | |
71 | ||
72 | config ARCH_TEGRA_132_SOC | |
73 | bool "NVIDIA Tegra132 SoC" | |
74 | depends on ARCH_TEGRA | |
75 | select PINCTRL_TEGRA124 | |
76 | select USB_ULPI if USB_PHY | |
77 | select USB_ULPI_VIEWPORT if USB_PHY | |
78 | help | |
79 | Enable support for NVIDIA Tegra132 SoC, based on the Denver | |
80 | ARMv8 CPU. The Tegra132 SoC is similar to the Tegra124 SoC, | |
81 | but contains an NVIDIA Denver CPU complex in place of | |
82 | Tegra124's "4+1" Cortex-A15 CPU complex. | |
83 | ||
84 | config ARCH_SPRD | |
85 | bool "Spreadtrum SoC platform" | |
86 | help | |
87 | Support for Spreadtrum ARM based SoCs | |
88 | ||
89 | config ARCH_THUNDER | |
90 | bool "Cavium Inc. Thunder SoC Family" | |
91 | help | |
92 | This enables support for Cavium's Thunder Family of SoCs. | |
93 | ||
94 | config ARCH_VEXPRESS | |
95 | bool "ARMv8 software model (Versatile Express)" | |
96 | select ARCH_REQUIRE_GPIOLIB | |
97 | select COMMON_CLK_VERSATILE | |
98 | select POWER_RESET_VEXPRESS | |
99 | select VEXPRESS_CONFIG | |
100 | help | |
101 | This enables support for the ARMv8 software model (Versatile | |
102 | Express). | |
103 | ||
104 | config ARCH_XGENE | |
105 | bool "AppliedMicro X-Gene SOC Family" | |
106 | help | |
107 | This enables support for AppliedMicro X-Gene SOC Family | |
108 | ||
109 | config ARCH_ZYNQMP | |
110 | bool "Xilinx ZynqMP Family" | |
111 | help | |
112 | This enables support for Xilinx ZynqMP Family | |
113 | ||
114 | endmenu |