]>
Commit | Line | Data |
---|---|---|
4f04d8f0 CM |
1 | /* |
2 | * Copyright (C) 2012 ARM Ltd. | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify | |
5 | * it under the terms of the GNU General Public License version 2 as | |
6 | * published by the Free Software Foundation. | |
7 | * | |
8 | * This program is distributed in the hope that it will be useful, | |
9 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
10 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
11 | * GNU General Public License for more details. | |
12 | * | |
13 | * You should have received a copy of the GNU General Public License | |
14 | * along with this program. If not, see <http://www.gnu.org/licenses/>. | |
15 | */ | |
16 | #ifndef __ASM_PGTABLE_H | |
17 | #define __ASM_PGTABLE_H | |
18 | ||
2f4b829c | 19 | #include <asm/bug.h> |
4f04d8f0 CM |
20 | #include <asm/proc-fns.h> |
21 | ||
22 | #include <asm/memory.h> | |
23 | #include <asm/pgtable-hwdef.h> | |
3eca86e7 | 24 | #include <asm/pgtable-prot.h> |
4f04d8f0 CM |
25 | |
26 | /* | |
3e1907d5 | 27 | * VMALLOC range. |
08375198 | 28 | * |
f9040773 | 29 | * VMALLOC_START: beginning of the kernel vmalloc space |
3e1907d5 AB |
30 | * VMALLOC_END: extends to the available space below vmmemmap, PCI I/O space |
31 | * and fixed mappings | |
4f04d8f0 | 32 | */ |
f9040773 | 33 | #define VMALLOC_START (MODULES_END) |
08375198 | 34 | #define VMALLOC_END (PAGE_OFFSET - PUD_SIZE - VMEMMAP_SIZE - SZ_64K) |
4f04d8f0 | 35 | |
3bab79ed | 36 | #define vmemmap ((struct page *)VMEMMAP_START - (memstart_addr >> PAGE_SHIFT)) |
4f04d8f0 | 37 | |
d016bf7e | 38 | #define FIRST_USER_ADDRESS 0UL |
4f04d8f0 CM |
39 | |
40 | #ifndef __ASSEMBLY__ | |
2f4b829c | 41 | |
3bbf7157 | 42 | #include <asm/cmpxchg.h> |
961faac1 | 43 | #include <asm/fixmap.h> |
2f4b829c CM |
44 | #include <linux/mmdebug.h> |
45 | ||
4f04d8f0 CM |
46 | extern void __pte_error(const char *file, int line, unsigned long val); |
47 | extern void __pmd_error(const char *file, int line, unsigned long val); | |
c79b954b | 48 | extern void __pud_error(const char *file, int line, unsigned long val); |
4f04d8f0 CM |
49 | extern void __pgd_error(const char *file, int line, unsigned long val); |
50 | ||
4f04d8f0 CM |
51 | /* |
52 | * ZERO_PAGE is a global shared page that is always zero: used | |
53 | * for zero-mapped memory areas etc.. | |
54 | */ | |
5227cfa7 | 55 | extern unsigned long empty_zero_page[PAGE_SIZE / sizeof(unsigned long)]; |
2077be67 | 56 | #define ZERO_PAGE(vaddr) phys_to_page(__pa_symbol(empty_zero_page)) |
4f04d8f0 | 57 | |
7078db46 CM |
58 | #define pte_ERROR(pte) __pte_error(__FILE__, __LINE__, pte_val(pte)) |
59 | ||
4f04d8f0 CM |
60 | #define pte_pfn(pte) ((pte_val(pte) & PHYS_MASK) >> PAGE_SHIFT) |
61 | ||
62 | #define pfn_pte(pfn,prot) (__pte(((phys_addr_t)(pfn) << PAGE_SHIFT) | pgprot_val(prot))) | |
63 | ||
64 | #define pte_none(pte) (!pte_val(pte)) | |
65 | #define pte_clear(mm,addr,ptep) set_pte(ptep, __pte(0)) | |
66 | #define pte_page(pte) (pfn_to_page(pte_pfn(pte))) | |
7078db46 | 67 | |
4f04d8f0 CM |
68 | /* |
69 | * The following only work if pte_present(). Undefined behaviour otherwise. | |
70 | */ | |
84fe6826 | 71 | #define pte_present(pte) (!!(pte_val(pte) & (PTE_VALID | PTE_PROT_NONE))) |
84fe6826 SC |
72 | #define pte_young(pte) (!!(pte_val(pte) & PTE_AF)) |
73 | #define pte_special(pte) (!!(pte_val(pte) & PTE_SPECIAL)) | |
74 | #define pte_write(pte) (!!(pte_val(pte) & PTE_WRITE)) | |
ec663d96 | 75 | #define pte_user_exec(pte) (!(pte_val(pte) & PTE_UXN)) |
93ef666a | 76 | #define pte_cont(pte) (!!(pte_val(pte) & PTE_CONT)) |
4f04d8f0 | 77 | |
d27cfa1f AB |
78 | #define pte_cont_addr_end(addr, end) \ |
79 | ({ unsigned long __boundary = ((addr) + CONT_PTE_SIZE) & CONT_PTE_MASK; \ | |
80 | (__boundary - 1 < (end) - 1) ? __boundary : (end); \ | |
81 | }) | |
82 | ||
83 | #define pmd_cont_addr_end(addr, end) \ | |
84 | ({ unsigned long __boundary = ((addr) + CONT_PMD_SIZE) & CONT_PMD_MASK; \ | |
85 | (__boundary - 1 < (end) - 1) ? __boundary : (end); \ | |
86 | }) | |
87 | ||
b847415c | 88 | #define pte_hw_dirty(pte) (pte_write(pte) && !(pte_val(pte) & PTE_RDONLY)) |
2f4b829c CM |
89 | #define pte_sw_dirty(pte) (!!(pte_val(pte) & PTE_DIRTY)) |
90 | #define pte_dirty(pte) (pte_sw_dirty(pte) || pte_hw_dirty(pte)) | |
91 | ||
766ffb69 | 92 | #define pte_valid(pte) (!!(pte_val(pte) & PTE_VALID)) |
ec663d96 CM |
93 | /* |
94 | * Execute-only user mappings do not have the PTE_USER bit set. All valid | |
95 | * kernel mappings have the PTE_UXN bit set. | |
96 | */ | |
97 | #define pte_valid_not_user(pte) \ | |
98 | ((pte_val(pte) & (PTE_VALID | PTE_USER | PTE_UXN)) == (PTE_VALID | PTE_UXN)) | |
76c714be WD |
99 | #define pte_valid_young(pte) \ |
100 | ((pte_val(pte) & (PTE_VALID | PTE_AF)) == (PTE_VALID | PTE_AF)) | |
6218f96c CM |
101 | #define pte_valid_user(pte) \ |
102 | ((pte_val(pte) & (PTE_VALID | PTE_USER)) == (PTE_VALID | PTE_USER)) | |
76c714be WD |
103 | |
104 | /* | |
105 | * Could the pte be present in the TLB? We must check mm_tlb_flush_pending | |
106 | * so that we don't erroneously return false for pages that have been | |
107 | * remapped as PROT_NONE but are yet to be flushed from the TLB. | |
108 | */ | |
109 | #define pte_accessible(mm, pte) \ | |
110 | (mm_tlb_flush_pending(mm) ? pte_present(pte) : pte_valid_young(pte)) | |
4f04d8f0 | 111 | |
6218f96c CM |
112 | /* |
113 | * p??_access_permitted() is true for valid user mappings (subject to the | |
114 | * write permission check) other than user execute-only which do not have the | |
115 | * PTE_USER bit set. PROT_NONE mappings do not have the PTE_VALID bit set. | |
116 | */ | |
117 | #define pte_access_permitted(pte, write) \ | |
118 | (pte_valid_user(pte) && (!(write) || pte_write(pte))) | |
119 | #define pmd_access_permitted(pmd, write) \ | |
120 | (pte_access_permitted(pmd_pte(pmd), (write))) | |
121 | #define pud_access_permitted(pud, write) \ | |
122 | (pte_access_permitted(pud_pte(pud), (write))) | |
123 | ||
b6d4f280 | 124 | static inline pte_t clear_pte_bit(pte_t pte, pgprot_t prot) |
44b6dfc5 | 125 | { |
b6d4f280 | 126 | pte_val(pte) &= ~pgprot_val(prot); |
44b6dfc5 SC |
127 | return pte; |
128 | } | |
129 | ||
b6d4f280 | 130 | static inline pte_t set_pte_bit(pte_t pte, pgprot_t prot) |
44b6dfc5 | 131 | { |
b6d4f280 | 132 | pte_val(pte) |= pgprot_val(prot); |
44b6dfc5 SC |
133 | return pte; |
134 | } | |
135 | ||
b6d4f280 LA |
136 | static inline pte_t pte_wrprotect(pte_t pte) |
137 | { | |
73e86cb0 CM |
138 | pte = clear_pte_bit(pte, __pgprot(PTE_WRITE)); |
139 | pte = set_pte_bit(pte, __pgprot(PTE_RDONLY)); | |
140 | return pte; | |
b6d4f280 LA |
141 | } |
142 | ||
143 | static inline pte_t pte_mkwrite(pte_t pte) | |
144 | { | |
73e86cb0 CM |
145 | pte = set_pte_bit(pte, __pgprot(PTE_WRITE)); |
146 | pte = clear_pte_bit(pte, __pgprot(PTE_RDONLY)); | |
147 | return pte; | |
b6d4f280 LA |
148 | } |
149 | ||
44b6dfc5 SC |
150 | static inline pte_t pte_mkclean(pte_t pte) |
151 | { | |
8781bcbc SC |
152 | pte = clear_pte_bit(pte, __pgprot(PTE_DIRTY)); |
153 | pte = set_pte_bit(pte, __pgprot(PTE_RDONLY)); | |
154 | ||
155 | return pte; | |
44b6dfc5 SC |
156 | } |
157 | ||
158 | static inline pte_t pte_mkdirty(pte_t pte) | |
159 | { | |
8781bcbc SC |
160 | pte = set_pte_bit(pte, __pgprot(PTE_DIRTY)); |
161 | ||
162 | if (pte_write(pte)) | |
163 | pte = clear_pte_bit(pte, __pgprot(PTE_RDONLY)); | |
164 | ||
165 | return pte; | |
44b6dfc5 SC |
166 | } |
167 | ||
168 | static inline pte_t pte_mkold(pte_t pte) | |
169 | { | |
b6d4f280 | 170 | return clear_pte_bit(pte, __pgprot(PTE_AF)); |
44b6dfc5 SC |
171 | } |
172 | ||
173 | static inline pte_t pte_mkyoung(pte_t pte) | |
174 | { | |
b6d4f280 | 175 | return set_pte_bit(pte, __pgprot(PTE_AF)); |
44b6dfc5 SC |
176 | } |
177 | ||
178 | static inline pte_t pte_mkspecial(pte_t pte) | |
179 | { | |
b6d4f280 | 180 | return set_pte_bit(pte, __pgprot(PTE_SPECIAL)); |
44b6dfc5 | 181 | } |
4f04d8f0 | 182 | |
93ef666a JL |
183 | static inline pte_t pte_mkcont(pte_t pte) |
184 | { | |
66b3923a DW |
185 | pte = set_pte_bit(pte, __pgprot(PTE_CONT)); |
186 | return set_pte_bit(pte, __pgprot(PTE_TYPE_PAGE)); | |
93ef666a JL |
187 | } |
188 | ||
189 | static inline pte_t pte_mknoncont(pte_t pte) | |
190 | { | |
191 | return clear_pte_bit(pte, __pgprot(PTE_CONT)); | |
192 | } | |
193 | ||
5ebe3a44 JM |
194 | static inline pte_t pte_mkpresent(pte_t pte) |
195 | { | |
196 | return set_pte_bit(pte, __pgprot(PTE_VALID)); | |
197 | } | |
198 | ||
66b3923a DW |
199 | static inline pmd_t pmd_mkcont(pmd_t pmd) |
200 | { | |
201 | return __pmd(pmd_val(pmd) | PMD_SECT_CONT); | |
202 | } | |
203 | ||
4f04d8f0 CM |
204 | static inline void set_pte(pte_t *ptep, pte_t pte) |
205 | { | |
206 | *ptep = pte; | |
7f0b1bf0 CM |
207 | |
208 | /* | |
209 | * Only if the new pte is valid and kernel, otherwise TLB maintenance | |
210 | * or update_mmu_cache() have the necessary barriers. | |
211 | */ | |
ec663d96 | 212 | if (pte_valid_not_user(pte)) { |
7f0b1bf0 CM |
213 | dsb(ishst); |
214 | isb(); | |
215 | } | |
4f04d8f0 CM |
216 | } |
217 | ||
2f4b829c CM |
218 | struct mm_struct; |
219 | struct vm_area_struct; | |
220 | ||
4f04d8f0 CM |
221 | extern void __sync_icache_dcache(pte_t pteval, unsigned long addr); |
222 | ||
2f4b829c CM |
223 | /* |
224 | * PTE bits configuration in the presence of hardware Dirty Bit Management | |
225 | * (PTE_WRITE == PTE_DBM): | |
226 | * | |
227 | * Dirty Writable | PTE_RDONLY PTE_WRITE PTE_DIRTY (sw) | |
228 | * 0 0 | 1 0 0 | |
229 | * 0 1 | 1 1 0 | |
230 | * 1 0 | 1 0 1 | |
231 | * 1 1 | 0 1 x | |
232 | * | |
233 | * When hardware DBM is not present, the sofware PTE_DIRTY bit is updated via | |
234 | * the page fault mechanism. Checking the dirty status of a pte becomes: | |
235 | * | |
b847415c | 236 | * PTE_DIRTY || (PTE_WRITE && !PTE_RDONLY) |
2f4b829c | 237 | */ |
4f04d8f0 CM |
238 | static inline void set_pte_at(struct mm_struct *mm, unsigned long addr, |
239 | pte_t *ptep, pte_t pte) | |
240 | { | |
73e86cb0 CM |
241 | if (pte_present(pte) && pte_user_exec(pte) && !pte_special(pte)) |
242 | __sync_icache_dcache(pte, addr); | |
02522463 | 243 | |
2f4b829c CM |
244 | /* |
245 | * If the existing pte is valid, check for potential race with | |
246 | * hardware updates of the pte (ptep_set_access_flags safely changes | |
247 | * valid ptes without going through an invalid entry). | |
248 | */ | |
af29678f | 249 | if (pte_valid(*ptep) && pte_valid(pte)) { |
82d34008 CM |
250 | VM_WARN_ONCE(!pte_young(pte), |
251 | "%s: racy access flag clearing: 0x%016llx -> 0x%016llx", | |
252 | __func__, pte_val(*ptep), pte_val(pte)); | |
253 | VM_WARN_ONCE(pte_write(*ptep) && !pte_dirty(pte), | |
254 | "%s: racy dirty state clearing: 0x%016llx -> 0x%016llx", | |
255 | __func__, pte_val(*ptep), pte_val(pte)); | |
2f4b829c CM |
256 | } |
257 | ||
4f04d8f0 CM |
258 | set_pte(ptep, pte); |
259 | } | |
260 | ||
747a70e6 SC |
261 | #define __HAVE_ARCH_PTE_SAME |
262 | static inline int pte_same(pte_t pte_a, pte_t pte_b) | |
263 | { | |
264 | pteval_t lhs, rhs; | |
265 | ||
266 | lhs = pte_val(pte_a); | |
267 | rhs = pte_val(pte_b); | |
268 | ||
269 | if (pte_present(pte_a)) | |
270 | lhs &= ~PTE_RDONLY; | |
271 | ||
272 | if (pte_present(pte_b)) | |
273 | rhs &= ~PTE_RDONLY; | |
274 | ||
275 | return (lhs == rhs); | |
276 | } | |
277 | ||
4f04d8f0 CM |
278 | /* |
279 | * Huge pte definitions. | |
280 | */ | |
084bd298 SC |
281 | #define pte_huge(pte) (!(pte_val(pte) & PTE_TABLE_BIT)) |
282 | #define pte_mkhuge(pte) (__pte(pte_val(pte) & ~PTE_TABLE_BIT)) | |
283 | ||
284 | /* | |
285 | * Hugetlb definitions. | |
286 | */ | |
66b3923a | 287 | #define HUGE_MAX_HSTATE 4 |
084bd298 SC |
288 | #define HPAGE_SHIFT PMD_SHIFT |
289 | #define HPAGE_SIZE (_AC(1, UL) << HPAGE_SHIFT) | |
290 | #define HPAGE_MASK (~(HPAGE_SIZE - 1)) | |
291 | #define HUGETLB_PAGE_ORDER (HPAGE_SHIFT - PAGE_SHIFT) | |
4f04d8f0 | 292 | |
4f04d8f0 CM |
293 | #define __HAVE_ARCH_PTE_SPECIAL |
294 | ||
29e56940 SC |
295 | static inline pte_t pud_pte(pud_t pud) |
296 | { | |
297 | return __pte(pud_val(pud)); | |
298 | } | |
299 | ||
300 | static inline pmd_t pud_pmd(pud_t pud) | |
301 | { | |
302 | return __pmd(pud_val(pud)); | |
303 | } | |
304 | ||
9c7e535f SC |
305 | static inline pte_t pmd_pte(pmd_t pmd) |
306 | { | |
307 | return __pte(pmd_val(pmd)); | |
308 | } | |
af074848 | 309 | |
9c7e535f SC |
310 | static inline pmd_t pte_pmd(pte_t pte) |
311 | { | |
312 | return __pmd(pte_val(pte)); | |
313 | } | |
af074848 | 314 | |
8ce837ce AB |
315 | static inline pgprot_t mk_sect_prot(pgprot_t prot) |
316 | { | |
317 | return __pgprot(pgprot_val(prot) & ~PTE_TABLE_BIT); | |
318 | } | |
319 | ||
56166230 GK |
320 | #ifdef CONFIG_NUMA_BALANCING |
321 | /* | |
322 | * See the comment in include/asm-generic/pgtable.h | |
323 | */ | |
324 | static inline int pte_protnone(pte_t pte) | |
325 | { | |
326 | return (pte_val(pte) & (PTE_VALID | PTE_PROT_NONE)) == PTE_PROT_NONE; | |
327 | } | |
328 | ||
329 | static inline int pmd_protnone(pmd_t pmd) | |
330 | { | |
331 | return pte_protnone(pmd_pte(pmd)); | |
332 | } | |
333 | #endif | |
334 | ||
af074848 SC |
335 | /* |
336 | * THP definitions. | |
337 | */ | |
af074848 SC |
338 | |
339 | #ifdef CONFIG_TRANSPARENT_HUGEPAGE | |
340 | #define pmd_trans_huge(pmd) (pmd_val(pmd) && !(pmd_val(pmd) & PMD_TABLE_BIT)) | |
29e56940 | 341 | #endif /* CONFIG_TRANSPARENT_HUGEPAGE */ |
af074848 | 342 | |
5bb1cc0f | 343 | #define pmd_present(pmd) pte_present(pmd_pte(pmd)) |
c164e038 | 344 | #define pmd_dirty(pmd) pte_dirty(pmd_pte(pmd)) |
9c7e535f SC |
345 | #define pmd_young(pmd) pte_young(pmd_pte(pmd)) |
346 | #define pmd_wrprotect(pmd) pte_pmd(pte_wrprotect(pmd_pte(pmd))) | |
9c7e535f SC |
347 | #define pmd_mkold(pmd) pte_pmd(pte_mkold(pmd_pte(pmd))) |
348 | #define pmd_mkwrite(pmd) pte_pmd(pte_mkwrite(pmd_pte(pmd))) | |
ab4db1f2 | 349 | #define pmd_mkclean(pmd) pte_pmd(pte_mkclean(pmd_pte(pmd))) |
9c7e535f SC |
350 | #define pmd_mkdirty(pmd) pte_pmd(pte_mkdirty(pmd_pte(pmd))) |
351 | #define pmd_mkyoung(pmd) pte_pmd(pte_mkyoung(pmd_pte(pmd))) | |
5bb1cc0f | 352 | #define pmd_mknotpresent(pmd) (__pmd(pmd_val(pmd) & ~PMD_SECT_VALID)) |
af074848 | 353 | |
0dbd3b18 SP |
354 | #define pmd_thp_or_huge(pmd) (pmd_huge(pmd) || pmd_trans_huge(pmd)) |
355 | ||
9c7e535f | 356 | #define pmd_write(pmd) pte_write(pmd_pte(pmd)) |
af074848 SC |
357 | |
358 | #define pmd_mkhuge(pmd) (__pmd(pmd_val(pmd) & ~PMD_TABLE_BIT)) | |
359 | ||
360 | #define pmd_pfn(pmd) (((pmd_val(pmd) & PMD_MASK) & PHYS_MASK) >> PAGE_SHIFT) | |
361 | #define pfn_pmd(pfn,prot) (__pmd(((phys_addr_t)(pfn) << PAGE_SHIFT) | pgprot_val(prot))) | |
362 | #define mk_pmd(page,prot) pfn_pmd(page_to_pfn(page),prot) | |
363 | ||
29e56940 | 364 | #define pud_write(pud) pte_write(pud_pte(pud)) |
206a2a73 | 365 | #define pud_pfn(pud) (((pud_val(pud) & PUD_MASK) & PHYS_MASK) >> PAGE_SHIFT) |
af074848 | 366 | |
ceb21835 | 367 | #define set_pmd_at(mm, addr, pmdp, pmd) set_pte_at(mm, addr, (pte_t *)pmdp, pmd_pte(pmd)) |
af074848 | 368 | |
a501e324 CM |
369 | #define __pgprot_modify(prot,mask,bits) \ |
370 | __pgprot((pgprot_val(prot) & ~(mask)) | (bits)) | |
371 | ||
4f04d8f0 CM |
372 | /* |
373 | * Mark the prot value as uncacheable and unbufferable. | |
374 | */ | |
375 | #define pgprot_noncached(prot) \ | |
de2db743 | 376 | __pgprot_modify(prot, PTE_ATTRINDX_MASK, PTE_ATTRINDX(MT_DEVICE_nGnRnE) | PTE_PXN | PTE_UXN) |
4f04d8f0 | 377 | #define pgprot_writecombine(prot) \ |
de2db743 | 378 | __pgprot_modify(prot, PTE_ATTRINDX_MASK, PTE_ATTRINDX(MT_NORMAL_NC) | PTE_PXN | PTE_UXN) |
d1e6dc91 LD |
379 | #define pgprot_device(prot) \ |
380 | __pgprot_modify(prot, PTE_ATTRINDX_MASK, PTE_ATTRINDX(MT_DEVICE_nGnRE) | PTE_PXN | PTE_UXN) | |
4f04d8f0 CM |
381 | #define __HAVE_PHYS_MEM_ACCESS_PROT |
382 | struct file; | |
383 | extern pgprot_t phys_mem_access_prot(struct file *file, unsigned long pfn, | |
384 | unsigned long size, pgprot_t vma_prot); | |
385 | ||
386 | #define pmd_none(pmd) (!pmd_val(pmd)) | |
4f04d8f0 | 387 | |
ab4db1f2 | 388 | #define pmd_bad(pmd) (!(pmd_val(pmd) & PMD_TABLE_BIT)) |
4f04d8f0 | 389 | |
36311607 MZ |
390 | #define pmd_table(pmd) ((pmd_val(pmd) & PMD_TYPE_MASK) == \ |
391 | PMD_TYPE_TABLE) | |
392 | #define pmd_sect(pmd) ((pmd_val(pmd) & PMD_TYPE_MASK) == \ | |
393 | PMD_TYPE_SECT) | |
394 | ||
cac4b8cd | 395 | #if defined(CONFIG_ARM64_64K_PAGES) || CONFIG_PGTABLE_LEVELS < 3 |
206a2a73 | 396 | #define pud_sect(pud) (0) |
523d6e9f | 397 | #define pud_table(pud) (1) |
206a2a73 SC |
398 | #else |
399 | #define pud_sect(pud) ((pud_val(pud) & PUD_TYPE_MASK) == \ | |
400 | PUD_TYPE_SECT) | |
523d6e9f | 401 | #define pud_table(pud) ((pud_val(pud) & PUD_TYPE_MASK) == \ |
402 | PUD_TYPE_TABLE) | |
206a2a73 | 403 | #endif |
36311607 | 404 | |
4f04d8f0 CM |
405 | static inline void set_pmd(pmd_t *pmdp, pmd_t pmd) |
406 | { | |
407 | *pmdp = pmd; | |
98f7685e | 408 | dsb(ishst); |
7f0b1bf0 | 409 | isb(); |
4f04d8f0 CM |
410 | } |
411 | ||
412 | static inline void pmd_clear(pmd_t *pmdp) | |
413 | { | |
414 | set_pmd(pmdp, __pmd(0)); | |
415 | } | |
416 | ||
dca56dca | 417 | static inline phys_addr_t pmd_page_paddr(pmd_t pmd) |
4f04d8f0 | 418 | { |
dca56dca | 419 | return pmd_val(pmd) & PHYS_MASK & (s32)PAGE_MASK; |
4f04d8f0 CM |
420 | } |
421 | ||
053520f7 MR |
422 | /* Find an entry in the third-level page table. */ |
423 | #define pte_index(addr) (((addr) >> PAGE_SHIFT) & (PTRS_PER_PTE - 1)) | |
424 | ||
f069faba | 425 | #define pte_offset_phys(dir,addr) (pmd_page_paddr(READ_ONCE(*(dir))) + pte_index(addr) * sizeof(pte_t)) |
dca56dca | 426 | #define pte_offset_kernel(dir,addr) ((pte_t *)__va(pte_offset_phys((dir), (addr)))) |
053520f7 MR |
427 | |
428 | #define pte_offset_map(dir,addr) pte_offset_kernel((dir), (addr)) | |
429 | #define pte_offset_map_nested(dir,addr) pte_offset_kernel((dir), (addr)) | |
430 | #define pte_unmap(pte) do { } while (0) | |
431 | #define pte_unmap_nested(pte) do { } while (0) | |
432 | ||
961faac1 MR |
433 | #define pte_set_fixmap(addr) ((pte_t *)set_fixmap_offset(FIX_PTE, addr)) |
434 | #define pte_set_fixmap_offset(pmd, addr) pte_set_fixmap(pte_offset_phys(pmd, addr)) | |
435 | #define pte_clear_fixmap() clear_fixmap(FIX_PTE) | |
436 | ||
4f04d8f0 CM |
437 | #define pmd_page(pmd) pfn_to_page(__phys_to_pfn(pmd_val(pmd) & PHYS_MASK)) |
438 | ||
6533945a AB |
439 | /* use ONLY for statically allocated translation tables */ |
440 | #define pte_offset_kimg(dir,addr) ((pte_t *)__phys_to_kimg(pte_offset_phys((dir), (addr)))) | |
441 | ||
4f04d8f0 CM |
442 | /* |
443 | * Conversion functions: convert a page and protection to a page entry, | |
444 | * and a page entry and page directory to the page they refer to. | |
445 | */ | |
446 | #define mk_pte(page,prot) pfn_pte(page_to_pfn(page),prot) | |
447 | ||
9f25e6ad | 448 | #if CONFIG_PGTABLE_LEVELS > 2 |
4f04d8f0 | 449 | |
7078db46 CM |
450 | #define pmd_ERROR(pmd) __pmd_error(__FILE__, __LINE__, pmd_val(pmd)) |
451 | ||
4f04d8f0 | 452 | #define pud_none(pud) (!pud_val(pud)) |
ab4db1f2 | 453 | #define pud_bad(pud) (!(pud_val(pud) & PUD_TABLE_BIT)) |
f02ab08a | 454 | #define pud_present(pud) pte_present(pud_pte(pud)) |
4f04d8f0 CM |
455 | |
456 | static inline void set_pud(pud_t *pudp, pud_t pud) | |
457 | { | |
458 | *pudp = pud; | |
98f7685e | 459 | dsb(ishst); |
7f0b1bf0 | 460 | isb(); |
4f04d8f0 CM |
461 | } |
462 | ||
463 | static inline void pud_clear(pud_t *pudp) | |
464 | { | |
465 | set_pud(pudp, __pud(0)); | |
466 | } | |
467 | ||
dca56dca | 468 | static inline phys_addr_t pud_page_paddr(pud_t pud) |
4f04d8f0 | 469 | { |
dca56dca | 470 | return pud_val(pud) & PHYS_MASK & (s32)PAGE_MASK; |
4f04d8f0 CM |
471 | } |
472 | ||
7078db46 CM |
473 | /* Find an entry in the second-level page table. */ |
474 | #define pmd_index(addr) (((addr) >> PMD_SHIFT) & (PTRS_PER_PMD - 1)) | |
475 | ||
dca56dca MR |
476 | #define pmd_offset_phys(dir, addr) (pud_page_paddr(*(dir)) + pmd_index(addr) * sizeof(pmd_t)) |
477 | #define pmd_offset(dir, addr) ((pmd_t *)__va(pmd_offset_phys((dir), (addr)))) | |
7078db46 | 478 | |
961faac1 MR |
479 | #define pmd_set_fixmap(addr) ((pmd_t *)set_fixmap_offset(FIX_PMD, addr)) |
480 | #define pmd_set_fixmap_offset(pud, addr) pmd_set_fixmap(pmd_offset_phys(pud, addr)) | |
481 | #define pmd_clear_fixmap() clear_fixmap(FIX_PMD) | |
7078db46 | 482 | |
5d96e0cb | 483 | #define pud_page(pud) pfn_to_page(__phys_to_pfn(pud_val(pud) & PHYS_MASK)) |
29e56940 | 484 | |
6533945a AB |
485 | /* use ONLY for statically allocated translation tables */ |
486 | #define pmd_offset_kimg(dir,addr) ((pmd_t *)__phys_to_kimg(pmd_offset_phys((dir), (addr)))) | |
487 | ||
dca56dca MR |
488 | #else |
489 | ||
490 | #define pud_page_paddr(pud) ({ BUILD_BUG(); 0; }) | |
491 | ||
961faac1 MR |
492 | /* Match pmd_offset folding in <asm/generic/pgtable-nopmd.h> */ |
493 | #define pmd_set_fixmap(addr) NULL | |
494 | #define pmd_set_fixmap_offset(pudp, addr) ((pmd_t *)pudp) | |
495 | #define pmd_clear_fixmap() | |
496 | ||
6533945a AB |
497 | #define pmd_offset_kimg(dir,addr) ((pmd_t *)dir) |
498 | ||
9f25e6ad | 499 | #endif /* CONFIG_PGTABLE_LEVELS > 2 */ |
4f04d8f0 | 500 | |
9f25e6ad | 501 | #if CONFIG_PGTABLE_LEVELS > 3 |
c79b954b | 502 | |
7078db46 CM |
503 | #define pud_ERROR(pud) __pud_error(__FILE__, __LINE__, pud_val(pud)) |
504 | ||
c79b954b JL |
505 | #define pgd_none(pgd) (!pgd_val(pgd)) |
506 | #define pgd_bad(pgd) (!(pgd_val(pgd) & 2)) | |
507 | #define pgd_present(pgd) (pgd_val(pgd)) | |
508 | ||
509 | static inline void set_pgd(pgd_t *pgdp, pgd_t pgd) | |
510 | { | |
511 | *pgdp = pgd; | |
512 | dsb(ishst); | |
513 | } | |
514 | ||
515 | static inline void pgd_clear(pgd_t *pgdp) | |
516 | { | |
517 | set_pgd(pgdp, __pgd(0)); | |
518 | } | |
519 | ||
dca56dca | 520 | static inline phys_addr_t pgd_page_paddr(pgd_t pgd) |
c79b954b | 521 | { |
dca56dca | 522 | return pgd_val(pgd) & PHYS_MASK & (s32)PAGE_MASK; |
c79b954b JL |
523 | } |
524 | ||
7078db46 CM |
525 | /* Find an entry in the frst-level page table. */ |
526 | #define pud_index(addr) (((addr) >> PUD_SHIFT) & (PTRS_PER_PUD - 1)) | |
527 | ||
dca56dca MR |
528 | #define pud_offset_phys(dir, addr) (pgd_page_paddr(*(dir)) + pud_index(addr) * sizeof(pud_t)) |
529 | #define pud_offset(dir, addr) ((pud_t *)__va(pud_offset_phys((dir), (addr)))) | |
7078db46 | 530 | |
961faac1 MR |
531 | #define pud_set_fixmap(addr) ((pud_t *)set_fixmap_offset(FIX_PUD, addr)) |
532 | #define pud_set_fixmap_offset(pgd, addr) pud_set_fixmap(pud_offset_phys(pgd, addr)) | |
533 | #define pud_clear_fixmap() clear_fixmap(FIX_PUD) | |
7078db46 | 534 | |
5d96e0cb JL |
535 | #define pgd_page(pgd) pfn_to_page(__phys_to_pfn(pgd_val(pgd) & PHYS_MASK)) |
536 | ||
6533945a AB |
537 | /* use ONLY for statically allocated translation tables */ |
538 | #define pud_offset_kimg(dir,addr) ((pud_t *)__phys_to_kimg(pud_offset_phys((dir), (addr)))) | |
539 | ||
dca56dca MR |
540 | #else |
541 | ||
542 | #define pgd_page_paddr(pgd) ({ BUILD_BUG(); 0;}) | |
543 | ||
961faac1 MR |
544 | /* Match pud_offset folding in <asm/generic/pgtable-nopud.h> */ |
545 | #define pud_set_fixmap(addr) NULL | |
546 | #define pud_set_fixmap_offset(pgdp, addr) ((pud_t *)pgdp) | |
547 | #define pud_clear_fixmap() | |
548 | ||
6533945a AB |
549 | #define pud_offset_kimg(dir,addr) ((pud_t *)dir) |
550 | ||
9f25e6ad | 551 | #endif /* CONFIG_PGTABLE_LEVELS > 3 */ |
c79b954b | 552 | |
7078db46 CM |
553 | #define pgd_ERROR(pgd) __pgd_error(__FILE__, __LINE__, pgd_val(pgd)) |
554 | ||
4f04d8f0 CM |
555 | /* to find an entry in a page-table-directory */ |
556 | #define pgd_index(addr) (((addr) >> PGDIR_SHIFT) & (PTRS_PER_PGD - 1)) | |
557 | ||
dca56dca MR |
558 | #define pgd_offset_raw(pgd, addr) ((pgd) + pgd_index(addr)) |
559 | ||
560 | #define pgd_offset(mm, addr) (pgd_offset_raw((mm)->pgd, (addr))) | |
4f04d8f0 CM |
561 | |
562 | /* to find an entry in a kernel page-table-directory */ | |
563 | #define pgd_offset_k(addr) pgd_offset(&init_mm, addr) | |
564 | ||
961faac1 MR |
565 | #define pgd_set_fixmap(addr) ((pgd_t *)set_fixmap_offset(FIX_PGD, addr)) |
566 | #define pgd_clear_fixmap() clear_fixmap(FIX_PGD) | |
567 | ||
4f04d8f0 CM |
568 | static inline pte_t pte_modify(pte_t pte, pgprot_t newprot) |
569 | { | |
a6fadf7e | 570 | const pteval_t mask = PTE_USER | PTE_PXN | PTE_UXN | PTE_RDONLY | |
1a541b4e | 571 | PTE_PROT_NONE | PTE_VALID | PTE_WRITE; |
2f4b829c CM |
572 | /* preserve the hardware dirty information */ |
573 | if (pte_hw_dirty(pte)) | |
62d96c71 | 574 | pte = pte_mkdirty(pte); |
4f04d8f0 CM |
575 | pte_val(pte) = (pte_val(pte) & ~mask) | (pgprot_val(newprot) & mask); |
576 | return pte; | |
577 | } | |
578 | ||
9c7e535f SC |
579 | static inline pmd_t pmd_modify(pmd_t pmd, pgprot_t newprot) |
580 | { | |
581 | return pte_pmd(pte_modify(pmd_pte(pmd), newprot)); | |
582 | } | |
583 | ||
66dbd6e6 CM |
584 | #define __HAVE_ARCH_PTEP_SET_ACCESS_FLAGS |
585 | extern int ptep_set_access_flags(struct vm_area_struct *vma, | |
586 | unsigned long address, pte_t *ptep, | |
587 | pte_t entry, int dirty); | |
588 | ||
282aa705 CM |
589 | #ifdef CONFIG_TRANSPARENT_HUGEPAGE |
590 | #define __HAVE_ARCH_PMDP_SET_ACCESS_FLAGS | |
591 | static inline int pmdp_set_access_flags(struct vm_area_struct *vma, | |
592 | unsigned long address, pmd_t *pmdp, | |
593 | pmd_t entry, int dirty) | |
594 | { | |
595 | return ptep_set_access_flags(vma, address, (pte_t *)pmdp, pmd_pte(entry), dirty); | |
596 | } | |
597 | #endif | |
598 | ||
2f4b829c CM |
599 | /* |
600 | * Atomic pte/pmd modifications. | |
601 | */ | |
602 | #define __HAVE_ARCH_PTEP_TEST_AND_CLEAR_YOUNG | |
06485053 | 603 | static inline int __ptep_test_and_clear_young(pte_t *ptep) |
2f4b829c | 604 | { |
3bbf7157 | 605 | pte_t old_pte, pte; |
2f4b829c | 606 | |
3bbf7157 CM |
607 | pte = READ_ONCE(*ptep); |
608 | do { | |
609 | old_pte = pte; | |
610 | pte = pte_mkold(pte); | |
611 | pte_val(pte) = cmpxchg_relaxed(&pte_val(*ptep), | |
612 | pte_val(old_pte), pte_val(pte)); | |
613 | } while (pte_val(pte) != pte_val(old_pte)); | |
2f4b829c | 614 | |
3bbf7157 | 615 | return pte_young(pte); |
2f4b829c CM |
616 | } |
617 | ||
06485053 CM |
618 | static inline int ptep_test_and_clear_young(struct vm_area_struct *vma, |
619 | unsigned long address, | |
620 | pte_t *ptep) | |
621 | { | |
622 | return __ptep_test_and_clear_young(ptep); | |
623 | } | |
624 | ||
2f4b829c CM |
625 | #ifdef CONFIG_TRANSPARENT_HUGEPAGE |
626 | #define __HAVE_ARCH_PMDP_TEST_AND_CLEAR_YOUNG | |
627 | static inline int pmdp_test_and_clear_young(struct vm_area_struct *vma, | |
628 | unsigned long address, | |
629 | pmd_t *pmdp) | |
630 | { | |
631 | return ptep_test_and_clear_young(vma, address, (pte_t *)pmdp); | |
632 | } | |
633 | #endif /* CONFIG_TRANSPARENT_HUGEPAGE */ | |
634 | ||
635 | #define __HAVE_ARCH_PTEP_GET_AND_CLEAR | |
636 | static inline pte_t ptep_get_and_clear(struct mm_struct *mm, | |
637 | unsigned long address, pte_t *ptep) | |
638 | { | |
3bbf7157 | 639 | return __pte(xchg_relaxed(&pte_val(*ptep), 0)); |
2f4b829c CM |
640 | } |
641 | ||
642 | #ifdef CONFIG_TRANSPARENT_HUGEPAGE | |
911f56ee CM |
643 | #define __HAVE_ARCH_PMDP_HUGE_GET_AND_CLEAR |
644 | static inline pmd_t pmdp_huge_get_and_clear(struct mm_struct *mm, | |
645 | unsigned long address, pmd_t *pmdp) | |
2f4b829c CM |
646 | { |
647 | return pte_pmd(ptep_get_and_clear(mm, address, (pte_t *)pmdp)); | |
648 | } | |
649 | #endif /* CONFIG_TRANSPARENT_HUGEPAGE */ | |
650 | ||
651 | /* | |
8781bcbc SC |
652 | * ptep_set_wrprotect - mark read-only while trasferring potential hardware |
653 | * dirty status (PTE_DBM && !PTE_RDONLY) to the software PTE_DIRTY bit. | |
2f4b829c CM |
654 | */ |
655 | #define __HAVE_ARCH_PTEP_SET_WRPROTECT | |
656 | static inline void ptep_set_wrprotect(struct mm_struct *mm, unsigned long address, pte_t *ptep) | |
657 | { | |
3bbf7157 CM |
658 | pte_t old_pte, pte; |
659 | ||
660 | pte = READ_ONCE(*ptep); | |
661 | do { | |
662 | old_pte = pte; | |
8781bcbc SC |
663 | /* |
664 | * If hardware-dirty (PTE_WRITE/DBM bit set and PTE_RDONLY | |
665 | * clear), set the PTE_DIRTY bit. | |
666 | */ | |
667 | if (pte_hw_dirty(pte)) | |
668 | pte = pte_mkdirty(pte); | |
3bbf7157 CM |
669 | pte = pte_wrprotect(pte); |
670 | pte_val(pte) = cmpxchg_relaxed(&pte_val(*ptep), | |
671 | pte_val(old_pte), pte_val(pte)); | |
672 | } while (pte_val(pte) != pte_val(old_pte)); | |
2f4b829c CM |
673 | } |
674 | ||
675 | #ifdef CONFIG_TRANSPARENT_HUGEPAGE | |
676 | #define __HAVE_ARCH_PMDP_SET_WRPROTECT | |
677 | static inline void pmdp_set_wrprotect(struct mm_struct *mm, | |
678 | unsigned long address, pmd_t *pmdp) | |
679 | { | |
680 | ptep_set_wrprotect(mm, address, (pte_t *)pmdp); | |
681 | } | |
682 | #endif | |
2f4b829c | 683 | |
4f04d8f0 CM |
684 | extern pgd_t swapper_pg_dir[PTRS_PER_PGD]; |
685 | extern pgd_t idmap_pg_dir[PTRS_PER_PGD]; | |
686 | ||
4f04d8f0 CM |
687 | /* |
688 | * Encode and decode a swap entry: | |
3676f9ef | 689 | * bits 0-1: present (must be zero) |
9b3e661e KS |
690 | * bits 2-7: swap type |
691 | * bits 8-57: swap offset | |
fdc69e7d | 692 | * bit 58: PTE_PROT_NONE (must be zero) |
4f04d8f0 | 693 | */ |
9b3e661e | 694 | #define __SWP_TYPE_SHIFT 2 |
4f04d8f0 | 695 | #define __SWP_TYPE_BITS 6 |
9b3e661e | 696 | #define __SWP_OFFSET_BITS 50 |
4f04d8f0 CM |
697 | #define __SWP_TYPE_MASK ((1 << __SWP_TYPE_BITS) - 1) |
698 | #define __SWP_OFFSET_SHIFT (__SWP_TYPE_BITS + __SWP_TYPE_SHIFT) | |
3676f9ef | 699 | #define __SWP_OFFSET_MASK ((1UL << __SWP_OFFSET_BITS) - 1) |
4f04d8f0 CM |
700 | |
701 | #define __swp_type(x) (((x).val >> __SWP_TYPE_SHIFT) & __SWP_TYPE_MASK) | |
3676f9ef | 702 | #define __swp_offset(x) (((x).val >> __SWP_OFFSET_SHIFT) & __SWP_OFFSET_MASK) |
4f04d8f0 CM |
703 | #define __swp_entry(type,offset) ((swp_entry_t) { ((type) << __SWP_TYPE_SHIFT) | ((offset) << __SWP_OFFSET_SHIFT) }) |
704 | ||
705 | #define __pte_to_swp_entry(pte) ((swp_entry_t) { pte_val(pte) }) | |
706 | #define __swp_entry_to_pte(swp) ((pte_t) { (swp).val }) | |
707 | ||
708 | /* | |
709 | * Ensure that there are not more swap files than can be encoded in the kernel | |
aad9061b | 710 | * PTEs. |
4f04d8f0 CM |
711 | */ |
712 | #define MAX_SWAPFILES_CHECK() BUILD_BUG_ON(MAX_SWAPFILES_SHIFT > __SWP_TYPE_BITS) | |
713 | ||
4f04d8f0 CM |
714 | extern int kern_addr_valid(unsigned long addr); |
715 | ||
716 | #include <asm-generic/pgtable.h> | |
717 | ||
39b5be9b WD |
718 | void pgd_cache_init(void); |
719 | #define pgtable_cache_init pgd_cache_init | |
4f04d8f0 | 720 | |
cba3574f WD |
721 | /* |
722 | * On AArch64, the cache coherency is handled via the set_pte_at() function. | |
723 | */ | |
724 | static inline void update_mmu_cache(struct vm_area_struct *vma, | |
725 | unsigned long addr, pte_t *ptep) | |
726 | { | |
727 | /* | |
120798d2 WD |
728 | * We don't do anything here, so there's a very small chance of |
729 | * us retaking a user fault which we just fixed up. The alternative | |
730 | * is doing a dsb(ishst), but that penalises the fastpath. | |
cba3574f | 731 | */ |
cba3574f WD |
732 | } |
733 | ||
734 | #define update_mmu_cache_pmd(vma, address, pmd) do { } while (0) | |
735 | ||
7db743c6 CM |
736 | #define kc_vaddr_to_offset(v) ((v) & ~VA_START) |
737 | #define kc_offset_to_vaddr(o) ((o) | VA_START) | |
738 | ||
4f04d8f0 CM |
739 | #endif /* !__ASSEMBLY__ */ |
740 | ||
741 | #endif /* __ASM_PGTABLE_H */ |