]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/arm64/kernel/asm-offsets.c
arm64: Change cpu_resume() to enable mmu early then access sleep_sp by va
[mirror_ubuntu-bionic-kernel.git] / arch / arm64 / kernel / asm-offsets.c
CommitLineData
0be7320a
CM
1/*
2 * Based on arch/arm/kernel/asm-offsets.c
3 *
4 * Copyright (C) 1995-2003 Russell King
5 * 2001-2002 Keith Owens
6 * Copyright (C) 2012 ARM Ltd.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program. If not, see <http://www.gnu.org/licenses/>.
19 */
20
21#include <linux/sched.h>
22#include <linux/mm.h>
23#include <linux/dma-mapping.h>
c3eb5b14 24#include <linux/kvm_host.h>
0be7320a
CM
25#include <asm/thread_info.h>
26#include <asm/memory.h>
95322526
LP
27#include <asm/smp_plat.h>
28#include <asm/suspend.h>
0be7320a
CM
29#include <asm/vdso_datapage.h>
30#include <linux/kbuild.h>
14457459 31#include <linux/arm-smccc.h>
0be7320a
CM
32
33int main(void)
34{
35 DEFINE(TSK_ACTIVE_MM, offsetof(struct task_struct, active_mm));
36 BLANK();
37 DEFINE(TI_FLAGS, offsetof(struct thread_info, flags));
38 DEFINE(TI_PREEMPT, offsetof(struct thread_info, preempt_count));
39 DEFINE(TI_ADDR_LIMIT, offsetof(struct thread_info, addr_limit));
40 DEFINE(TI_TASK, offsetof(struct thread_info, task));
0be7320a
CM
41 DEFINE(TI_CPU, offsetof(struct thread_info, cpu));
42 BLANK();
43 DEFINE(THREAD_CPU_CONTEXT, offsetof(struct task_struct, thread.cpu_context));
44 BLANK();
45 DEFINE(S_X0, offsetof(struct pt_regs, regs[0]));
46 DEFINE(S_X1, offsetof(struct pt_regs, regs[1]));
47 DEFINE(S_X2, offsetof(struct pt_regs, regs[2]));
48 DEFINE(S_X3, offsetof(struct pt_regs, regs[3]));
49 DEFINE(S_X4, offsetof(struct pt_regs, regs[4]));
50 DEFINE(S_X5, offsetof(struct pt_regs, regs[5]));
51 DEFINE(S_X6, offsetof(struct pt_regs, regs[6]));
52 DEFINE(S_X7, offsetof(struct pt_regs, regs[7]));
53 DEFINE(S_LR, offsetof(struct pt_regs, regs[30]));
54 DEFINE(S_SP, offsetof(struct pt_regs, sp));
55#ifdef CONFIG_COMPAT
56 DEFINE(S_COMPAT_SP, offsetof(struct pt_regs, compat_sp));
57#endif
58 DEFINE(S_PSTATE, offsetof(struct pt_regs, pstate));
59 DEFINE(S_PC, offsetof(struct pt_regs, pc));
60 DEFINE(S_ORIG_X0, offsetof(struct pt_regs, orig_x0));
61 DEFINE(S_SYSCALLNO, offsetof(struct pt_regs, syscallno));
62 DEFINE(S_FRAME_SIZE, sizeof(struct pt_regs));
63 BLANK();
5aec715d 64 DEFINE(MM_CONTEXT_ID, offsetof(struct mm_struct, context.id.counter));
0be7320a
CM
65 BLANK();
66 DEFINE(VMA_VM_MM, offsetof(struct vm_area_struct, vm_mm));
67 DEFINE(VMA_VM_FLAGS, offsetof(struct vm_area_struct, vm_flags));
68 BLANK();
69 DEFINE(VM_EXEC, VM_EXEC);
70 BLANK();
71 DEFINE(PAGE_SZ, PAGE_SIZE);
72 BLANK();
0be7320a
CM
73 DEFINE(DMA_BIDIRECTIONAL, DMA_BIDIRECTIONAL);
74 DEFINE(DMA_TO_DEVICE, DMA_TO_DEVICE);
75 DEFINE(DMA_FROM_DEVICE, DMA_FROM_DEVICE);
76 BLANK();
77 DEFINE(CLOCK_REALTIME, CLOCK_REALTIME);
78 DEFINE(CLOCK_MONOTONIC, CLOCK_MONOTONIC);
79 DEFINE(CLOCK_REALTIME_RES, MONOTONIC_RES_NSEC);
80 DEFINE(CLOCK_REALTIME_COARSE, CLOCK_REALTIME_COARSE);
81 DEFINE(CLOCK_MONOTONIC_COARSE,CLOCK_MONOTONIC_COARSE);
82 DEFINE(CLOCK_COARSE_RES, LOW_RES_NSEC);
83 DEFINE(NSEC_PER_SEC, NSEC_PER_SEC);
84 BLANK();
85 DEFINE(VDSO_CS_CYCLE_LAST, offsetof(struct vdso_data, cs_cycle_last));
86 DEFINE(VDSO_XTIME_CLK_SEC, offsetof(struct vdso_data, xtime_clock_sec));
87 DEFINE(VDSO_XTIME_CLK_NSEC, offsetof(struct vdso_data, xtime_clock_nsec));
88 DEFINE(VDSO_XTIME_CRS_SEC, offsetof(struct vdso_data, xtime_coarse_sec));
89 DEFINE(VDSO_XTIME_CRS_NSEC, offsetof(struct vdso_data, xtime_coarse_nsec));
90 DEFINE(VDSO_WTM_CLK_SEC, offsetof(struct vdso_data, wtm_clock_sec));
91 DEFINE(VDSO_WTM_CLK_NSEC, offsetof(struct vdso_data, wtm_clock_nsec));
92 DEFINE(VDSO_TB_SEQ_COUNT, offsetof(struct vdso_data, tb_seq_count));
93 DEFINE(VDSO_CS_MULT, offsetof(struct vdso_data, cs_mult));
94 DEFINE(VDSO_CS_SHIFT, offsetof(struct vdso_data, cs_shift));
95 DEFINE(VDSO_TZ_MINWEST, offsetof(struct vdso_data, tz_minuteswest));
96 DEFINE(VDSO_TZ_DSTTIME, offsetof(struct vdso_data, tz_dsttime));
97 DEFINE(VDSO_USE_SYSCALL, offsetof(struct vdso_data, use_syscall));
98 BLANK();
99 DEFINE(TVAL_TV_SEC, offsetof(struct timeval, tv_sec));
100 DEFINE(TVAL_TV_USEC, offsetof(struct timeval, tv_usec));
101 DEFINE(TSPEC_TV_SEC, offsetof(struct timespec, tv_sec));
102 DEFINE(TSPEC_TV_NSEC, offsetof(struct timespec, tv_nsec));
103 BLANK();
104 DEFINE(TZ_MINWEST, offsetof(struct timezone, tz_minuteswest));
105 DEFINE(TZ_DSTTIME, offsetof(struct timezone, tz_dsttime));
55c7401d 106 BLANK();
bb905274
SP
107 DEFINE(CPU_BOOT_STACK, offsetof(struct secondary_data, stack));
108 BLANK();
55c7401d
MZ
109#ifdef CONFIG_KVM_ARM_HOST
110 DEFINE(VCPU_CONTEXT, offsetof(struct kvm_vcpu, arch.ctxt));
111 DEFINE(CPU_GP_REGS, offsetof(struct kvm_cpu_context, gp_regs));
112 DEFINE(CPU_USER_PT_REGS, offsetof(struct kvm_regs, regs));
113 DEFINE(CPU_FP_REGS, offsetof(struct kvm_regs, fp_regs));
9d8415d6 114 DEFINE(VCPU_FPEXC32_EL2, offsetof(struct kvm_vcpu, arch.ctxt.sys_regs[FPEXC32_EL2]));
55c7401d 115 DEFINE(VCPU_HOST_CONTEXT, offsetof(struct kvm_vcpu, arch.host_cpu_context));
95322526 116#endif
af3cfdbf 117#ifdef CONFIG_CPU_PM
95322526
LP
118 DEFINE(CPU_SUSPEND_SZ, sizeof(struct cpu_suspend_ctx));
119 DEFINE(CPU_CTX_SP, offsetof(struct cpu_suspend_ctx, sp));
120 DEFINE(MPIDR_HASH_MASK, offsetof(struct mpidr_hash, mask));
121 DEFINE(MPIDR_HASH_SHIFTS, offsetof(struct mpidr_hash, shift_aff));
adc9b2df
JM
122 DEFINE(SLEEP_STACK_DATA_SYSTEM_REGS, offsetof(struct sleep_stack_data, system_regs));
123 DEFINE(SLEEP_STACK_DATA_CALLEE_REGS, offsetof(struct sleep_stack_data, callee_saved_regs));
55c7401d 124#endif
14457459
JW
125 DEFINE(ARM_SMCCC_RES_X0_OFFS, offsetof(struct arm_smccc_res, a0));
126 DEFINE(ARM_SMCCC_RES_X2_OFFS, offsetof(struct arm_smccc_res, a2));
0be7320a
CM
127 return 0;
128}