]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/frv/kernel/irq-mb93093.c
Merge branch 'for-1111' of git://gitorious.org/smack-next/kernel into for-linus
[mirror_ubuntu-bionic-kernel.git] / arch / frv / kernel / irq-mb93093.c
CommitLineData
1da177e4
LT
1/* irq-mb93093.c: MB93093 FPGA interrupt handling
2 *
1bcbba30 3 * Copyright (C) 2006 Red Hat, Inc. All Rights Reserved.
1da177e4
LT
4 * Written by David Howells (dhowells@redhat.com)
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License
8 * as published by the Free Software Foundation; either version
9 * 2 of the License, or (at your option) any later version.
10 */
11
1da177e4
LT
12#include <linux/ptrace.h>
13#include <linux/errno.h>
14#include <linux/signal.h>
15#include <linux/sched.h>
16#include <linux/ioport.h>
17#include <linux/interrupt.h>
18#include <linux/init.h>
19#include <linux/irq.h>
1977f032 20#include <linux/bitops.h>
1da177e4
LT
21
22#include <asm/io.h>
23#include <asm/system.h>
1da177e4
LT
24#include <asm/delay.h>
25#include <asm/irq.h>
26#include <asm/irc-regs.h>
1da177e4
LT
27
28#define __reg16(ADDR) (*(volatile unsigned short *)(__region_CS2 + (ADDR)))
29
30#define __get_IMR() ({ __reg16(0x0a); })
31#define __set_IMR(M) do { __reg16(0x0a) = (M); wmb(); } while(0)
32#define __get_IFR() ({ __reg16(0x02); })
33#define __clr_IFR(M) do { __reg16(0x02) = ~(M); wmb(); } while(0)
34
1da177e4 35/*
1bcbba30 36 * off-CPU FPGA PIC operations
1da177e4 37 */
9741f286 38static void frv_fpga_mask(struct irq_data *d)
1bcbba30
DH
39{
40 uint16_t imr = __get_IMR();
1da177e4 41
9741f286 42 imr |= 1 << (d->irq - IRQ_BASE_FPGA);
1bcbba30
DH
43 __set_IMR(imr);
44}
1da177e4 45
9741f286 46static void frv_fpga_ack(struct irq_data *d)
88d6e199 47{
9741f286 48 __clr_IFR(1 << (d->irq - IRQ_BASE_FPGA));
88d6e199
DH
49}
50
9741f286 51static void frv_fpga_mask_ack(struct irq_data *d)
1da177e4
LT
52{
53 uint16_t imr = __get_IMR();
54
9741f286 55 imr |= 1 << (d->irq - IRQ_BASE_FPGA);
1da177e4 56 __set_IMR(imr);
1da177e4 57
9741f286 58 __clr_IFR(1 << (d->irq - IRQ_BASE_FPGA));
1bcbba30
DH
59}
60
9741f286 61static void frv_fpga_unmask(struct irq_data *d)
1bcbba30 62{
88d6e199
DH
63 uint16_t imr = __get_IMR();
64
9741f286 65 imr &= ~(1 << (d->irq - IRQ_BASE_FPGA));
88d6e199
DH
66
67 __set_IMR(imr);
1bcbba30
DH
68}
69
70static struct irq_chip frv_fpga_pic = {
71 .name = "mb93093",
9741f286
TG
72 .irq_ack = frv_fpga_ack,
73 .irq_mask = frv_fpga_mask,
74 .irq_mask_ack = frv_fpga_mask_ack,
75 .irq_unmask = frv_fpga_unmask,
1bcbba30
DH
76};
77
78/*
79 * FPGA PIC interrupt handler
80 */
7d12e780 81static irqreturn_t fpga_interrupt(int irq, void *_mask)
1da177e4 82{
1bcbba30 83 uint16_t imr, mask = (unsigned long) _mask;
1da177e4
LT
84
85 imr = __get_IMR();
1bcbba30
DH
86 mask = mask & ~imr & __get_IFR();
87
88 /* poll all the triggered IRQs */
89 while (mask) {
90 int irq;
91
92 asm("scan %1,gr0,%0" : "=r"(irq) : "r"(mask));
93 irq = 31 - irq;
94 mask &= ~(1 << irq);
95
0f421c9d 96 generic_handle_irq(IRQ_BASE_FPGA + irq);
1da177e4 97 }
1bcbba30 98
88d6e199 99 return IRQ_HANDLED;
1da177e4
LT
100}
101
1bcbba30
DH
102/*
103 * define an interrupt action for each FPGA PIC output
104 * - use dev_id to indicate the FPGA PIC input to output mappings
105 */
106static struct irqaction fpga_irq[1] = {
107 [0] = {
108 .handler = fpga_interrupt,
109 .flags = IRQF_DISABLED,
1bcbba30
DH
110 .name = "fpga.0",
111 .dev_id = (void *) 0x0700UL,
112 }
113};
114
115/*
116 * initialise the motherboard FPGA's PIC
117 */
1da177e4
LT
118void __init fpga_init(void)
119{
1bcbba30
DH
120 int irq;
121
122 /* all PIC inputs are all set to be edge triggered */
1da177e4
LT
123 __set_IMR(0x0700);
124 __clr_IFR(0x0000);
125
1bcbba30 126 for (irq = IRQ_BASE_FPGA + 8; irq <= IRQ_BASE_FPGA + 10; irq++)
de2e95a6 127 irq_set_chip_and_handler(irq, &frv_fpga_pic, handle_edge_irq);
1bcbba30
DH
128
129 /* the FPGA drives external IRQ input #2 on the CPU PIC */
130 setup_irq(IRQ_CPU_EXTERNAL2, &fpga_irq[0]);
1da177e4 131}