]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * This file is subject to the terms and conditions of the GNU General Public | |
3 | * License. See the file "COPYING" in the main directory of this archive | |
4 | * for more details. | |
5 | * | |
6 | * This file contains NUMA specific prototypes and definitions. | |
7 | * | |
8 | * 2002/08/05 Erich Focht <efocht@ess.nec.de> | |
9 | * | |
10 | */ | |
11 | #ifndef _ASM_IA64_NUMA_H | |
12 | #define _ASM_IA64_NUMA_H | |
13 | ||
1da177e4 LT |
14 | |
15 | #ifdef CONFIG_NUMA | |
16 | ||
17 | #include <linux/cache.h> | |
18 | #include <linux/cpumask.h> | |
19 | #include <linux/numa.h> | |
20 | #include <linux/smp.h> | |
21 | #include <linux/threads.h> | |
22 | ||
23 | #include <asm/mmzone.h> | |
24 | ||
a9de9835 | 25 | extern u16 cpu_to_node_map[NR_CPUS] __cacheline_aligned; |
1da177e4 | 26 | extern cpumask_t node_to_cpu_mask[MAX_NUMNODES] __cacheline_aligned; |
fd59d231 | 27 | extern pg_data_t *pgdat_list[MAX_NUMNODES]; |
1da177e4 LT |
28 | |
29 | /* Stuff below this line could be architecture independent */ | |
30 | ||
31 | extern int num_node_memblks; /* total number of memory chunks */ | |
32 | ||
33 | /* | |
34 | * List of node memory chunks. Filled when parsing SRAT table to | |
35 | * obtain information about memory nodes. | |
36 | */ | |
37 | ||
38 | struct node_memblk_s { | |
39 | unsigned long start_paddr; | |
40 | unsigned long size; | |
41 | int nid; /* which logical node contains this chunk? */ | |
42 | int bank; /* which mem bank on this node */ | |
43 | }; | |
44 | ||
45 | struct node_cpuid_s { | |
46 | u16 phys_id; /* id << 8 | eid */ | |
47 | int nid; /* logical node containing this CPU */ | |
48 | }; | |
49 | ||
50 | extern struct node_memblk_s node_memblk[NR_NODE_MEMBLKS]; | |
51 | extern struct node_cpuid_s node_cpuid[NR_CPUS]; | |
52 | ||
53 | /* | |
54 | * ACPI 2.0 SLIT (System Locality Information Table) | |
55 | * http://devresource.hp.com/devresource/Docs/TechPapers/IA64/slit.pdf | |
56 | * | |
57 | * This is a matrix with "distances" between nodes, they should be | |
58 | * proportional to the memory access latency ratios. | |
59 | */ | |
60 | ||
61 | extern u8 numa_slit[MAX_NUMNODES * MAX_NUMNODES]; | |
7cd10a60 | 62 | #define node_distance(from,to) (numa_slit[(from) * MAX_NUMNODES + (to)]) |
1da177e4 LT |
63 | |
64 | extern int paddr_to_nid(unsigned long paddr); | |
65 | ||
66 | #define local_nodeid (cpu_to_node_map[smp_processor_id()]) | |
67 | ||
3212fe15 KH |
68 | extern void map_cpu_to_node(int cpu, int nid); |
69 | extern void unmap_cpu_from_node(int cpu, int nid); | |
70 | ||
71 | ||
1da177e4 | 72 | #else /* !CONFIG_NUMA */ |
bbf2bef9 KH |
73 | #define map_cpu_to_node(cpu, nid) do{}while(0) |
74 | #define unmap_cpu_from_node(cpu, nid) do{}while(0) | |
1da177e4 LT |
75 | |
76 | #define paddr_to_nid(addr) 0 | |
77 | ||
78 | #endif /* CONFIG_NUMA */ | |
79 | ||
80 | #endif /* _ASM_IA64_NUMA_H */ |