]>
Commit | Line | Data |
---|---|---|
b2441318 | 1 | # SPDX-License-Identifier: GPL-2.0 |
1da177e4 LT |
2 | config MIPS |
3 | bool | |
4 | default y | |
942fa985 | 5 | select ARCH_32BIT_OFF_T if !64BIT |
ea6a3737 | 6 | select ARCH_BINFMT_ELF_STATE if MIPS_FP_SUPPORT |
12597988 | 7 | select ARCH_CLOCKSOURCE_DATA |
12597988 | 8 | select ARCH_HAS_TICK_BROADCAST if GENERIC_CLOCKEVENTS_BROADCAST |
1e35918a | 9 | select ARCH_HAS_UBSAN_SANITIZE_ALL |
12597988 | 10 | select ARCH_SUPPORTS_UPROBES |
1ee3630a | 11 | select ARCH_USE_BUILTIN_BSWAP |
12597988 | 12 | select ARCH_USE_CMPXCHG_LOCKREF if 64BIT |
25da4e9d | 13 | select ARCH_USE_QUEUED_RWLOCKS |
0b17c967 | 14 | select ARCH_USE_QUEUED_SPINLOCKS |
9035bd29 | 15 | select ARCH_WANT_DEFAULT_TOPDOWN_MMAP_LAYOUT if MMU |
12597988 MR |
16 | select ARCH_WANT_IPC_PARSE_VERSION |
17 | select BUILDTIME_EXTABLE_SORT | |
18 | select CLONE_BACKWARDS | |
57eeaced | 19 | select CPU_NO_EFFICIENT_FFS if (TARGET_ISA_REV < 1) |
12597988 MR |
20 | select CPU_PM if CPU_IDLE |
21 | select GENERIC_ATOMIC64 if !64BIT | |
22 | select GENERIC_CLOCKEVENTS | |
23 | select GENERIC_CMOS_UPDATE | |
24 | select GENERIC_CPU_AUTOPROBE | |
24640f23 | 25 | select GENERIC_GETTIMEOFDAY |
b962aeb0 | 26 | select GENERIC_IOMAP |
12597988 MR |
27 | select GENERIC_IRQ_PROBE |
28 | select GENERIC_IRQ_SHOW | |
6630a8e5 | 29 | select GENERIC_ISA_DMA if EISA |
740129b3 AP |
30 | select GENERIC_LIB_ASHLDI3 |
31 | select GENERIC_LIB_ASHRDI3 | |
32 | select GENERIC_LIB_CMPDI2 | |
33 | select GENERIC_LIB_LSHRDI3 | |
34 | select GENERIC_LIB_UCMPDI2 | |
12597988 MR |
35 | select GENERIC_SCHED_CLOCK if !CAVIUM_OCTEON_SOC |
36 | select GENERIC_SMP_IDLE_THREAD | |
37 | select GENERIC_TIME_VSYSCALL | |
446f062b | 38 | select GUP_GET_PTE_LOW_HIGH if CPU_MIPS32 && PHYS_ADDR_T_64BIT |
12597988 | 39 | select HANDLE_DOMAIN_IRQ |
906d441f | 40 | select HAVE_ARCH_COMPILER_H |
12597988 | 41 | select HAVE_ARCH_JUMP_LABEL |
88547001 | 42 | select HAVE_ARCH_KGDB |
109c32ff MR |
43 | select HAVE_ARCH_MMAP_RND_BITS if MMU |
44 | select HAVE_ARCH_MMAP_RND_COMPAT_BITS if MMU && COMPAT | |
490b004f | 45 | select HAVE_ARCH_SECCOMP_FILTER |
c0ff3c53 | 46 | select HAVE_ARCH_TRACEHOOK |
45e03e62 | 47 | select HAVE_ARCH_TRANSPARENT_HUGEPAGE if CPU_SUPPORTS_HUGEPAGES |
2ff2b7ec | 48 | select HAVE_ASM_MODVERSIONS |
98368518 | 49 | select HAVE_EBPF_JIT if (64BIT && !CPU_MICROMIPS) |
12597988 MR |
50 | select HAVE_CONTEXT_TRACKING |
51 | select HAVE_COPY_THREAD_TLS | |
52 | select HAVE_C_RECORDMCOUNT | |
53 | select HAVE_DEBUG_KMEMLEAK | |
54 | select HAVE_DEBUG_STACKOVERFLOW | |
12597988 | 55 | select HAVE_DMA_CONTIGUOUS |
538f1952 | 56 | select HAVE_DYNAMIC_FTRACE |
12597988 | 57 | select HAVE_EXIT_THREAD |
67a929e0 | 58 | select HAVE_FAST_GUP |
538f1952 | 59 | select HAVE_FTRACE_MCOUNT_RECORD |
29c5d346 | 60 | select HAVE_FUNCTION_GRAPH_TRACER |
12597988 | 61 | select HAVE_FUNCTION_TRACER |
12597988 | 62 | select HAVE_IDE |
b3a428b4 | 63 | select HAVE_IOREMAP_PROT |
12597988 MR |
64 | select HAVE_IRQ_EXIT_ON_IRQ_STACK |
65 | select HAVE_IRQ_TIME_ACCOUNTING | |
c1bf207d DD |
66 | select HAVE_KPROBES |
67 | select HAVE_KRETPROBES | |
c0436b50 | 68 | select HAVE_LD_DEAD_CODE_DATA_ELIMINATION |
9d15ffc8 | 69 | select HAVE_MEMBLOCK_NODE_MAP |
786d35d4 | 70 | select HAVE_MOD_ARCH_SPECIFIC |
42a0bb3f | 71 | select HAVE_NMI |
12597988 MR |
72 | select HAVE_OPROFILE |
73 | select HAVE_PERF_EVENTS | |
74 | select HAVE_REGS_AND_STACK_ACCESS_API | |
9ea141ad | 75 | select HAVE_RSEQ |
d148eac0 | 76 | select HAVE_STACKPROTECTOR |
12597988 | 77 | select HAVE_SYSCALL_TRACEPOINTS |
a3f14310 | 78 | select HAVE_VIRT_CPU_ACCOUNTING_GEN if 64BIT || !SMP |
24640f23 | 79 | select HAVE_GENERIC_VDSO |
12597988 | 80 | select IRQ_FORCED_THREADING |
6630a8e5 | 81 | select ISA if EISA |
2f12fb20 | 82 | select MODULES_USE_ELF_RELA if MODULES && 64BIT |
12597988 MR |
83 | select MODULES_USE_ELF_REL if MODULES |
84 | select PERF_USE_VMALLOC | |
05a0a344 | 85 | select RTC_LIB |
d79d853d | 86 | select SYSCTL_EXCEPTION_TRACE |
12597988 | 87 | select VIRT_TO_BUS |
d1af2ab3 | 88 | select ARCH_HAS_PTE_SPECIAL if !(32BIT && CPU_HAS_RIXI) |
1da177e4 | 89 | |
1da177e4 LT |
90 | menu "Machine selection" |
91 | ||
5e83d430 RB |
92 | choice |
93 | prompt "System type" | |
d41e6858 | 94 | default MIPS_GENERIC |
1da177e4 | 95 | |
eed0eabd PB |
96 | config MIPS_GENERIC |
97 | bool "Generic board-agnostic MIPS kernel" | |
98 | select BOOT_RAW | |
99 | select BUILTIN_DTB | |
100 | select CEVT_R4K | |
101 | select CLKSRC_MIPS_GIC | |
102 | select COMMON_CLK | |
103 | select CPU_MIPSR2_IRQ_VI | |
104 | select CPU_MIPSR2_IRQ_EI | |
105 | select CSRC_R4K | |
106 | select DMA_PERDEV_COHERENT | |
eb01d42a | 107 | select HAVE_PCI |
eed0eabd PB |
108 | select IRQ_MIPS_CPU |
109 | select LIBFDT | |
0211d49e | 110 | select MIPS_AUTO_PFN_OFFSET |
eed0eabd PB |
111 | select MIPS_CPU_SCACHE |
112 | select MIPS_GIC | |
113 | select MIPS_L1_CACHE_SHIFT_7 | |
114 | select NO_EXCEPT_FILL | |
115 | select PCI_DRIVERS_GENERIC | |
116 | select PINCTRL | |
117 | select SMP_UP if SMP | |
a3078e59 | 118 | select SWAP_IO_SPACE |
eed0eabd PB |
119 | select SYS_HAS_CPU_MIPS32_R1 |
120 | select SYS_HAS_CPU_MIPS32_R2 | |
121 | select SYS_HAS_CPU_MIPS32_R6 | |
122 | select SYS_HAS_CPU_MIPS64_R1 | |
123 | select SYS_HAS_CPU_MIPS64_R2 | |
124 | select SYS_HAS_CPU_MIPS64_R6 | |
125 | select SYS_SUPPORTS_32BIT_KERNEL | |
126 | select SYS_SUPPORTS_64BIT_KERNEL | |
127 | select SYS_SUPPORTS_BIG_ENDIAN | |
128 | select SYS_SUPPORTS_HIGHMEM | |
129 | select SYS_SUPPORTS_LITTLE_ENDIAN | |
130 | select SYS_SUPPORTS_MICROMIPS | |
131 | select SYS_SUPPORTS_MIPS_CPS | |
132 | select SYS_SUPPORTS_MIPS16 | |
133 | select SYS_SUPPORTS_MULTITHREADING | |
134 | select SYS_SUPPORTS_RELOCATABLE | |
135 | select SYS_SUPPORTS_SMARTMIPS | |
2e6522c5 CL |
136 | select USB_EHCI_BIG_ENDIAN_DESC if CPU_BIG_ENDIAN |
137 | select USB_EHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN | |
138 | select USB_OHCI_BIG_ENDIAN_DESC if CPU_BIG_ENDIAN | |
139 | select USB_OHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN | |
140 | select USB_UHCI_BIG_ENDIAN_DESC if CPU_BIG_ENDIAN | |
141 | select USB_UHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN | |
eed0eabd | 142 | select USE_OF |
2fe8ea39 | 143 | select UHI_BOOT |
eed0eabd PB |
144 | help |
145 | Select this to build a kernel which aims to support multiple boards, | |
146 | generally using a flattened device tree passed from the bootloader | |
147 | using the boot protocol defined in the UHI (Unified Hosting | |
148 | Interface) specification. | |
149 | ||
42a4f17d | 150 | config MIPS_ALCHEMY |
c3543e25 | 151 | bool "Alchemy processor based machines" |
d4a451d5 | 152 | select PHYS_ADDR_T_64BIT |
f772cdb2 | 153 | select CEVT_R4K |
d7ea335c | 154 | select CSRC_R4K |
67e38cf2 | 155 | select IRQ_MIPS_CPU |
88e9a93c | 156 | select DMA_MAYBE_COHERENT # Au1000,1500,1100 aren't, rest is |
42a4f17d ML |
157 | select SYS_HAS_CPU_MIPS32_R1 |
158 | select SYS_SUPPORTS_32BIT_KERNEL | |
159 | select SYS_SUPPORTS_APM_EMULATION | |
d30a2b47 | 160 | select GPIOLIB |
1b93b3c3 | 161 | select SYS_SUPPORTS_ZBOOT |
47440229 | 162 | select COMMON_CLK |
1da177e4 | 163 | |
7ca5dc14 FF |
164 | config AR7 |
165 | bool "Texas Instruments AR7" | |
166 | select BOOT_ELF32 | |
167 | select DMA_NONCOHERENT | |
168 | select CEVT_R4K | |
169 | select CSRC_R4K | |
67e38cf2 | 170 | select IRQ_MIPS_CPU |
7ca5dc14 FF |
171 | select NO_EXCEPT_FILL |
172 | select SWAP_IO_SPACE | |
173 | select SYS_HAS_CPU_MIPS32_R1 | |
174 | select SYS_HAS_EARLY_PRINTK | |
175 | select SYS_SUPPORTS_32BIT_KERNEL | |
176 | select SYS_SUPPORTS_LITTLE_ENDIAN | |
377cb1b6 | 177 | select SYS_SUPPORTS_MIPS16 |
1b93b3c3 | 178 | select SYS_SUPPORTS_ZBOOT_UART16550 |
d30a2b47 | 179 | select GPIOLIB |
7ca5dc14 | 180 | select VLYNQ |
8551fb64 | 181 | select HAVE_CLK |
7ca5dc14 FF |
182 | help |
183 | Support for the Texas Instruments AR7 System-on-a-Chip | |
184 | family: TNETD7100, 7200 and 7300. | |
185 | ||
43cc739f SR |
186 | config ATH25 |
187 | bool "Atheros AR231x/AR531x SoC support" | |
188 | select CEVT_R4K | |
189 | select CSRC_R4K | |
190 | select DMA_NONCOHERENT | |
67e38cf2 | 191 | select IRQ_MIPS_CPU |
1753e74e | 192 | select IRQ_DOMAIN |
43cc739f SR |
193 | select SYS_HAS_CPU_MIPS32_R1 |
194 | select SYS_SUPPORTS_BIG_ENDIAN | |
195 | select SYS_SUPPORTS_32BIT_KERNEL | |
8aaa7278 | 196 | select SYS_HAS_EARLY_PRINTK |
43cc739f SR |
197 | help |
198 | Support for Atheros AR231x and Atheros AR531x based boards | |
199 | ||
d4a67d9d GJ |
200 | config ATH79 |
201 | bool "Atheros AR71XX/AR724X/AR913X based boards" | |
ff591a91 | 202 | select ARCH_HAS_RESET_CONTROLLER |
d4a67d9d GJ |
203 | select BOOT_RAW |
204 | select CEVT_R4K | |
205 | select CSRC_R4K | |
206 | select DMA_NONCOHERENT | |
d30a2b47 | 207 | select GPIOLIB |
a08227a2 | 208 | select PINCTRL |
94638067 | 209 | select HAVE_CLK |
411520af | 210 | select COMMON_CLK |
2c4f1ac5 | 211 | select CLKDEV_LOOKUP |
67e38cf2 | 212 | select IRQ_MIPS_CPU |
d4a67d9d GJ |
213 | select SYS_HAS_CPU_MIPS32_R2 |
214 | select SYS_HAS_EARLY_PRINTK | |
215 | select SYS_SUPPORTS_32BIT_KERNEL | |
216 | select SYS_SUPPORTS_BIG_ENDIAN | |
377cb1b6 | 217 | select SYS_SUPPORTS_MIPS16 |
b3f0a250 | 218 | select SYS_SUPPORTS_ZBOOT_UART_PROM |
03c8c407 | 219 | select USE_OF |
53d473fc | 220 | select USB_EHCI_ROOT_HUB_TT if USB_EHCI_HCD_PLATFORM |
d4a67d9d GJ |
221 | help |
222 | Support for the Atheros AR71XX/AR724X/AR913X SoCs. | |
223 | ||
5f2d4459 KC |
224 | config BMIPS_GENERIC |
225 | bool "Broadcom Generic BMIPS kernel" | |
d59098a0 CH |
226 | select ARCH_HAS_SYNC_DMA_FOR_CPU_ALL |
227 | select ARCH_HAS_PHYS_TO_DMA | |
d666cd02 KC |
228 | select BOOT_RAW |
229 | select NO_EXCEPT_FILL | |
230 | select USE_OF | |
231 | select CEVT_R4K | |
232 | select CSRC_R4K | |
233 | select SYNC_R4K | |
234 | select COMMON_CLK | |
c7c42ec2 | 235 | select BCM6345_L1_IRQ |
60b858f2 KC |
236 | select BCM7038_L1_IRQ |
237 | select BCM7120_L2_IRQ | |
238 | select BRCMSTB_L2_IRQ | |
67e38cf2 | 239 | select IRQ_MIPS_CPU |
60b858f2 | 240 | select DMA_NONCOHERENT |
d666cd02 | 241 | select SYS_SUPPORTS_32BIT_KERNEL |
60b858f2 | 242 | select SYS_SUPPORTS_LITTLE_ENDIAN |
d666cd02 KC |
243 | select SYS_SUPPORTS_BIG_ENDIAN |
244 | select SYS_SUPPORTS_HIGHMEM | |
60b858f2 KC |
245 | select SYS_HAS_CPU_BMIPS32_3300 |
246 | select SYS_HAS_CPU_BMIPS4350 | |
247 | select SYS_HAS_CPU_BMIPS4380 | |
d666cd02 KC |
248 | select SYS_HAS_CPU_BMIPS5000 |
249 | select SWAP_IO_SPACE | |
60b858f2 KC |
250 | select USB_EHCI_BIG_ENDIAN_DESC if CPU_BIG_ENDIAN |
251 | select USB_EHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN | |
252 | select USB_OHCI_BIG_ENDIAN_DESC if CPU_BIG_ENDIAN | |
253 | select USB_OHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN | |
4dc4704c | 254 | select HARDIRQS_SW_RESEND |
d666cd02 | 255 | help |
5f2d4459 KC |
256 | Build a generic DT-based kernel image that boots on select |
257 | BCM33xx cable modem chips, BCM63xx DSL chips, and BCM7xxx set-top | |
258 | box chips. Note that CONFIG_CPU_BIG_ENDIAN/CONFIG_CPU_LITTLE_ENDIAN | |
259 | must be set appropriately for your board. | |
d666cd02 | 260 | |
1c0c13eb | 261 | config BCM47XX |
c619366e | 262 | bool "Broadcom BCM47XX based boards" |
fe08f8c2 | 263 | select BOOT_RAW |
42f77542 | 264 | select CEVT_R4K |
940f6b48 | 265 | select CSRC_R4K |
1c0c13eb | 266 | select DMA_NONCOHERENT |
eb01d42a | 267 | select HAVE_PCI |
67e38cf2 | 268 | select IRQ_MIPS_CPU |
314878d2 | 269 | select SYS_HAS_CPU_MIPS32_R1 |
dd54dedd | 270 | select NO_EXCEPT_FILL |
1c0c13eb AJ |
271 | select SYS_SUPPORTS_32BIT_KERNEL |
272 | select SYS_SUPPORTS_LITTLE_ENDIAN | |
377cb1b6 | 273 | select SYS_SUPPORTS_MIPS16 |
6507831f | 274 | select SYS_SUPPORTS_ZBOOT |
25e5fb97 | 275 | select SYS_HAS_EARLY_PRINTK |
e6086557 | 276 | select USE_GENERIC_EARLY_PRINTK_8250 |
c949c0bc RM |
277 | select GPIOLIB |
278 | select LEDS_GPIO_REGISTER | |
f6e734a8 | 279 | select BCM47XX_NVRAM |
2ab71a02 | 280 | select BCM47XX_SPROM |
dfe00495 | 281 | select BCM47XX_SSB if !BCM47XX_BCMA |
1c0c13eb | 282 | help |
371a4151 | 283 | Support for BCM47XX based boards |
1c0c13eb | 284 | |
e7300d04 MB |
285 | config BCM63XX |
286 | bool "Broadcom BCM63XX based boards" | |
ae8de61c | 287 | select BOOT_RAW |
e7300d04 MB |
288 | select CEVT_R4K |
289 | select CSRC_R4K | |
fc264022 | 290 | select SYNC_R4K |
e7300d04 | 291 | select DMA_NONCOHERENT |
67e38cf2 | 292 | select IRQ_MIPS_CPU |
e7300d04 MB |
293 | select SYS_SUPPORTS_32BIT_KERNEL |
294 | select SYS_SUPPORTS_BIG_ENDIAN | |
295 | select SYS_HAS_EARLY_PRINTK | |
296 | select SWAP_IO_SPACE | |
d30a2b47 | 297 | select GPIOLIB |
3e82eeeb | 298 | select HAVE_CLK |
af2418be | 299 | select MIPS_L1_CACHE_SHIFT_4 |
c5af3c2d | 300 | select CLKDEV_LOOKUP |
e7300d04 | 301 | help |
371a4151 | 302 | Support for BCM63XX based boards |
e7300d04 | 303 | |
1da177e4 | 304 | config MIPS_COBALT |
3fa986fa | 305 | bool "Cobalt Server" |
42f77542 | 306 | select CEVT_R4K |
940f6b48 | 307 | select CSRC_R4K |
1097c6ac | 308 | select CEVT_GT641XX |
1da177e4 | 309 | select DMA_NONCOHERENT |
eb01d42a | 310 | select FORCE_PCI |
d865bea4 | 311 | select I8253 |
1da177e4 | 312 | select I8259 |
67e38cf2 | 313 | select IRQ_MIPS_CPU |
d5ab1a69 | 314 | select IRQ_GT641XX |
252161ec | 315 | select PCI_GT64XXX_PCI0 |
7cf8053b | 316 | select SYS_HAS_CPU_NEVADA |
0a22e0d4 | 317 | select SYS_HAS_EARLY_PRINTK |
ed5ba2fb | 318 | select SYS_SUPPORTS_32BIT_KERNEL |
0e8774b6 | 319 | select SYS_SUPPORTS_64BIT_KERNEL |
5e83d430 | 320 | select SYS_SUPPORTS_LITTLE_ENDIAN |
e6086557 | 321 | select USE_GENERIC_EARLY_PRINTK_8250 |
1da177e4 LT |
322 | |
323 | config MACH_DECSTATION | |
3fa986fa | 324 | bool "DECstations" |
1da177e4 | 325 | select BOOT_ELF32 |
6457d9fc | 326 | select CEVT_DS1287 |
81d10bad | 327 | select CEVT_R4K if CPU_R4X00 |
4247417d | 328 | select CSRC_IOASIC |
81d10bad | 329 | select CSRC_R4K if CPU_R4X00 |
20d60d99 MR |
330 | select CPU_DADDI_WORKAROUNDS if 64BIT |
331 | select CPU_R4000_WORKAROUNDS if 64BIT | |
332 | select CPU_R4400_WORKAROUNDS if 64BIT | |
1da177e4 | 333 | select DMA_NONCOHERENT |
ce816fa8 | 334 | select NO_IOPORT_MAP |
67e38cf2 | 335 | select IRQ_MIPS_CPU |
7cf8053b RB |
336 | select SYS_HAS_CPU_R3000 |
337 | select SYS_HAS_CPU_R4X00 | |
ed5ba2fb | 338 | select SYS_SUPPORTS_32BIT_KERNEL |
7d60717e | 339 | select SYS_SUPPORTS_64BIT_KERNEL |
5e83d430 | 340 | select SYS_SUPPORTS_LITTLE_ENDIAN |
1723b4a3 AN |
341 | select SYS_SUPPORTS_128HZ |
342 | select SYS_SUPPORTS_256HZ | |
343 | select SYS_SUPPORTS_1024HZ | |
930beb5a | 344 | select MIPS_L1_CACHE_SHIFT_4 |
5e83d430 | 345 | help |
1da177e4 LT |
346 | This enables support for DEC's MIPS based workstations. For details |
347 | see the Linux/MIPS FAQ on <http://www.linux-mips.org/> and the | |
348 | DECstation porting pages on <http://decstation.unix-ag.org/>. | |
349 | ||
350 | If you have one of the following DECstation Models you definitely | |
351 | want to choose R4xx0 for the CPU Type: | |
352 | ||
9308816c RB |
353 | DECstation 5000/50 |
354 | DECstation 5000/150 | |
355 | DECstation 5000/260 | |
356 | DECsystem 5900/260 | |
1da177e4 LT |
357 | |
358 | otherwise choose R3000. | |
359 | ||
5e83d430 | 360 | config MACH_JAZZ |
3fa986fa | 361 | bool "Jazz family of machines" |
a211a082 | 362 | select ARCH_MIGHT_HAVE_PC_PARPORT |
7a407aa5 | 363 | select ARCH_MIGHT_HAVE_PC_SERIO |
0e2794b0 RB |
364 | select FW_ARC |
365 | select FW_ARC32 | |
5e83d430 | 366 | select ARCH_MAY_HAVE_PC_FDC |
42f77542 | 367 | select CEVT_R4K |
940f6b48 | 368 | select CSRC_R4K |
e2defae5 | 369 | select DEFAULT_SGI_PARTITION if CPU_BIG_ENDIAN |
5e83d430 | 370 | select GENERIC_ISA_DMA |
8a118c38 | 371 | select HAVE_PCSPKR_PLATFORM |
67e38cf2 | 372 | select IRQ_MIPS_CPU |
d865bea4 | 373 | select I8253 |
5e83d430 RB |
374 | select I8259 |
375 | select ISA | |
7cf8053b | 376 | select SYS_HAS_CPU_R4X00 |
5e83d430 | 377 | select SYS_SUPPORTS_32BIT_KERNEL |
7d60717e | 378 | select SYS_SUPPORTS_64BIT_KERNEL |
1723b4a3 | 379 | select SYS_SUPPORTS_100HZ |
1da177e4 | 380 | help |
371a4151 EWI |
381 | This a family of machines based on the MIPS R4030 chipset which was |
382 | used by several vendors to build RISC/os and Windows NT workstations. | |
383 | Members include the Acer PICA, MIPS Magnum 4000, MIPS Millennium and | |
384 | Olivetti M700-10 workstations. | |
5e83d430 | 385 | |
de361e8b PB |
386 | config MACH_INGENIC |
387 | bool "Ingenic SoC based machines" | |
5ebabe59 LPC |
388 | select SYS_SUPPORTS_32BIT_KERNEL |
389 | select SYS_SUPPORTS_LITTLE_ENDIAN | |
f9c9affc | 390 | select SYS_SUPPORTS_ZBOOT_UART16550 |
b35d2653 | 391 | select CPU_SUPPORTS_HUGEPAGES |
5ebabe59 | 392 | select DMA_NONCOHERENT |
67e38cf2 | 393 | select IRQ_MIPS_CPU |
37b4c3ca | 394 | select PINCTRL |
d30a2b47 | 395 | select GPIOLIB |
ff1930c6 | 396 | select COMMON_CLK |
83bc7692 | 397 | select GENERIC_IRQ_CHIP |
15205fc0 | 398 | select BUILTIN_DTB if MIPS_NO_APPENDED_DTB |
ffb1843d | 399 | select USE_OF |
6ec127fb | 400 | select LIBFDT |
5ebabe59 | 401 | |
171bb2f1 JC |
402 | config LANTIQ |
403 | bool "Lantiq based platforms" | |
404 | select DMA_NONCOHERENT | |
67e38cf2 | 405 | select IRQ_MIPS_CPU |
171bb2f1 JC |
406 | select CEVT_R4K |
407 | select CSRC_R4K | |
408 | select SYS_HAS_CPU_MIPS32_R1 | |
409 | select SYS_HAS_CPU_MIPS32_R2 | |
410 | select SYS_SUPPORTS_BIG_ENDIAN | |
411 | select SYS_SUPPORTS_32BIT_KERNEL | |
377cb1b6 | 412 | select SYS_SUPPORTS_MIPS16 |
171bb2f1 | 413 | select SYS_SUPPORTS_MULTITHREADING |
f35764e7 | 414 | select SYS_SUPPORTS_VPE_LOADER |
171bb2f1 | 415 | select SYS_HAS_EARLY_PRINTK |
d30a2b47 | 416 | select GPIOLIB |
171bb2f1 JC |
417 | select SWAP_IO_SPACE |
418 | select BOOT_RAW | |
287e3f3f | 419 | select CLKDEV_LOOKUP |
a0392222 | 420 | select USE_OF |
3f8c50c9 JC |
421 | select PINCTRL |
422 | select PINCTRL_LANTIQ | |
c530781c JC |
423 | select ARCH_HAS_RESET_CONTROLLER |
424 | select RESET_CONTROLLER | |
171bb2f1 | 425 | |
1f21d2bd BM |
426 | config LASAT |
427 | bool "LASAT Networks platforms" | |
42f77542 | 428 | select CEVT_R4K |
16f0bbbc | 429 | select CRC32 |
940f6b48 | 430 | select CSRC_R4K |
1f21d2bd BM |
431 | select DMA_NONCOHERENT |
432 | select SYS_HAS_EARLY_PRINTK | |
eb01d42a | 433 | select HAVE_PCI |
67e38cf2 | 434 | select IRQ_MIPS_CPU |
1f21d2bd BM |
435 | select PCI_GT64XXX_PCI0 |
436 | select MIPS_NILE4 | |
437 | select R5000_CPU_SCACHE | |
438 | select SYS_HAS_CPU_R5000 | |
439 | select SYS_SUPPORTS_32BIT_KERNEL | |
440 | select SYS_SUPPORTS_64BIT_KERNEL if BROKEN | |
441 | select SYS_SUPPORTS_LITTLE_ENDIAN | |
1f21d2bd | 442 | |
30ad29bb HC |
443 | config MACH_LOONGSON32 |
444 | bool "Loongson-1 family of machines" | |
c7e8c668 | 445 | select SYS_SUPPORTS_ZBOOT |
ade299d8 | 446 | help |
30ad29bb | 447 | This enables support for the Loongson-1 family of machines. |
85749d24 | 448 | |
30ad29bb HC |
449 | Loongson-1 is a family of 32-bit MIPS-compatible SoCs developed by |
450 | the Institute of Computing Technology (ICT), Chinese Academy of | |
451 | Sciences (CAS). | |
ade299d8 | 452 | |
30ad29bb HC |
453 | config MACH_LOONGSON64 |
454 | bool "Loongson-2/3 family of machines" | |
ca585cf9 KC |
455 | select SYS_SUPPORTS_ZBOOT |
456 | help | |
30ad29bb | 457 | This enables the support of Loongson-2/3 family of machines. |
ca585cf9 | 458 | |
30ad29bb HC |
459 | Loongson-2 is a family of single-core CPUs and Loongson-3 is a |
460 | family of multi-core CPUs. They are both 64-bit general-purpose | |
461 | MIPS-compatible CPUs. Loongson-2/3 are developed by the Institute | |
462 | of Computing Technology (ICT), Chinese Academy of Sciences (CAS) | |
463 | in the People's Republic of China. The chief architect is Professor | |
464 | Weiwu Hu. | |
ca585cf9 | 465 | |
6a438309 AB |
466 | config MACH_PISTACHIO |
467 | bool "IMG Pistachio SoC based boards" | |
6a438309 AB |
468 | select BOOT_ELF32 |
469 | select BOOT_RAW | |
470 | select CEVT_R4K | |
471 | select CLKSRC_MIPS_GIC | |
472 | select COMMON_CLK | |
473 | select CSRC_R4K | |
645c7827 | 474 | select DMA_NONCOHERENT |
d30a2b47 | 475 | select GPIOLIB |
67e38cf2 | 476 | select IRQ_MIPS_CPU |
6a438309 AB |
477 | select LIBFDT |
478 | select MFD_SYSCON | |
479 | select MIPS_CPU_SCACHE | |
480 | select MIPS_GIC | |
481 | select PINCTRL | |
482 | select REGULATOR | |
483 | select SYS_HAS_CPU_MIPS32_R2 | |
484 | select SYS_SUPPORTS_32BIT_KERNEL | |
485 | select SYS_SUPPORTS_LITTLE_ENDIAN | |
486 | select SYS_SUPPORTS_MIPS_CPS | |
487 | select SYS_SUPPORTS_MULTITHREADING | |
41cc07be | 488 | select SYS_SUPPORTS_RELOCATABLE |
6a438309 | 489 | select SYS_SUPPORTS_ZBOOT |
018f62ee EG |
490 | select SYS_HAS_EARLY_PRINTK |
491 | select USE_GENERIC_EARLY_PRINTK_8250 | |
6a438309 AB |
492 | select USE_OF |
493 | help | |
494 | This enables support for the IMG Pistachio SoC platform. | |
495 | ||
1da177e4 | 496 | config MIPS_MALTA |
3fa986fa | 497 | bool "MIPS Malta board" |
61ed242d | 498 | select ARCH_MAY_HAVE_PC_FDC |
a211a082 | 499 | select ARCH_MIGHT_HAVE_PC_PARPORT |
7a407aa5 | 500 | select ARCH_MIGHT_HAVE_PC_SERIO |
1da177e4 | 501 | select BOOT_ELF32 |
fa71c960 | 502 | select BOOT_RAW |
e8823d26 | 503 | select BUILTIN_DTB |
42f77542 | 504 | select CEVT_R4K |
fa5635a2 | 505 | select CLKSRC_MIPS_GIC |
42b002ab | 506 | select COMMON_CLK |
47bf2b03 | 507 | select CSRC_R4K |
885014bc | 508 | select DMA_MAYBE_COHERENT |
1da177e4 | 509 | select GENERIC_ISA_DMA |
8a118c38 | 510 | select HAVE_PCSPKR_PLATFORM |
eb01d42a | 511 | select HAVE_PCI |
d865bea4 | 512 | select I8253 |
1da177e4 | 513 | select I8259 |
47bf2b03 MK |
514 | select IRQ_MIPS_CPU |
515 | select LIBFDT | |
5e83d430 | 516 | select MIPS_BONITO64 |
9318c51a | 517 | select MIPS_CPU_SCACHE |
47bf2b03 | 518 | select MIPS_GIC |
a7ef1ead | 519 | select MIPS_L1_CACHE_SHIFT_6 |
5e83d430 | 520 | select MIPS_MSC |
47bf2b03 | 521 | select PCI_GT64XXX_PCI0 |
ecafe3e9 | 522 | select SMP_UP if SMP |
1da177e4 | 523 | select SWAP_IO_SPACE |
7cf8053b RB |
524 | select SYS_HAS_CPU_MIPS32_R1 |
525 | select SYS_HAS_CPU_MIPS32_R2 | |
bfc3c5a6 | 526 | select SYS_HAS_CPU_MIPS32_R3_5 |
c5b36783 | 527 | select SYS_HAS_CPU_MIPS32_R5 |
575509b6 | 528 | select SYS_HAS_CPU_MIPS32_R6 |
7cf8053b | 529 | select SYS_HAS_CPU_MIPS64_R1 |
5d9fbed1 | 530 | select SYS_HAS_CPU_MIPS64_R2 |
575509b6 | 531 | select SYS_HAS_CPU_MIPS64_R6 |
7cf8053b RB |
532 | select SYS_HAS_CPU_NEVADA |
533 | select SYS_HAS_CPU_RM7000 | |
ed5ba2fb YY |
534 | select SYS_SUPPORTS_32BIT_KERNEL |
535 | select SYS_SUPPORTS_64BIT_KERNEL | |
5e83d430 | 536 | select SYS_SUPPORTS_BIG_ENDIAN |
c5b36783 | 537 | select SYS_SUPPORTS_HIGHMEM |
5e83d430 | 538 | select SYS_SUPPORTS_LITTLE_ENDIAN |
424ebcdf | 539 | select SYS_SUPPORTS_MICROMIPS |
47bf2b03 | 540 | select SYS_SUPPORTS_MIPS16 |
0365070f | 541 | select SYS_SUPPORTS_MIPS_CMP |
e56b6aa6 | 542 | select SYS_SUPPORTS_MIPS_CPS |
f41ae0b2 | 543 | select SYS_SUPPORTS_MULTITHREADING |
47bf2b03 | 544 | select SYS_SUPPORTS_RELOCATABLE |
9693a853 | 545 | select SYS_SUPPORTS_SMARTMIPS |
f35764e7 | 546 | select SYS_SUPPORTS_VPE_LOADER |
1b93b3c3 | 547 | select SYS_SUPPORTS_ZBOOT |
e8823d26 | 548 | select USE_OF |
abcc82b1 | 549 | select ZONE_DMA32 if 64BIT |
1da177e4 | 550 | help |
f638d197 | 551 | This enables support for the MIPS Technologies Malta evaluation |
1da177e4 LT |
552 | board. |
553 | ||
2572f00d JH |
554 | config MACH_PIC32 |
555 | bool "Microchip PIC32 Family" | |
556 | help | |
557 | This enables support for the Microchip PIC32 family of platforms. | |
558 | ||
559 | Microchip PIC32 is a family of general-purpose 32 bit MIPS core | |
560 | microcontrollers. | |
561 | ||
a83860c2 RB |
562 | config NEC_MARKEINS |
563 | bool "NEC EMMA2RH Mark-eins board" | |
564 | select SOC_EMMA2RH | |
eb01d42a | 565 | select HAVE_PCI |
a83860c2 RB |
566 | help |
567 | This enables support for the NEC Electronics Mark-eins boards. | |
ade299d8 | 568 | |
5e83d430 | 569 | config MACH_VR41XX |
74142d65 | 570 | bool "NEC VR4100 series based machines" |
42f77542 | 571 | select CEVT_R4K |
940f6b48 | 572 | select CSRC_R4K |
7cf8053b | 573 | select SYS_HAS_CPU_VR41XX |
377cb1b6 | 574 | select SYS_SUPPORTS_MIPS16 |
d30a2b47 | 575 | select GPIOLIB |
5e83d430 | 576 | |
edb6310a DL |
577 | config NXP_STB220 |
578 | bool "NXP STB220 board" | |
579 | select SOC_PNX833X | |
580 | help | |
371a4151 | 581 | Support for NXP Semiconductors STB220 Development Board. |
edb6310a DL |
582 | |
583 | config NXP_STB225 | |
584 | bool "NXP 225 board" | |
585 | select SOC_PNX833X | |
586 | select SOC_PNX8335 | |
587 | help | |
371a4151 | 588 | Support for NXP Semiconductors STB225 Development Board. |
edb6310a | 589 | |
9267a30d MSJ |
590 | config PMC_MSP |
591 | bool "PMC-Sierra MSP chipsets" | |
39d30c13 A |
592 | select CEVT_R4K |
593 | select CSRC_R4K | |
9267a30d MSJ |
594 | select DMA_NONCOHERENT |
595 | select SWAP_IO_SPACE | |
596 | select NO_EXCEPT_FILL | |
597 | select BOOT_RAW | |
598 | select SYS_HAS_CPU_MIPS32_R1 | |
599 | select SYS_HAS_CPU_MIPS32_R2 | |
600 | select SYS_SUPPORTS_32BIT_KERNEL | |
601 | select SYS_SUPPORTS_BIG_ENDIAN | |
377cb1b6 | 602 | select SYS_SUPPORTS_MIPS16 |
67e38cf2 | 603 | select IRQ_MIPS_CPU |
9267a30d MSJ |
604 | select SERIAL_8250 |
605 | select SERIAL_8250_CONSOLE | |
9296d94d FF |
606 | select USB_EHCI_BIG_ENDIAN_MMIO |
607 | select USB_EHCI_BIG_ENDIAN_DESC | |
9267a30d MSJ |
608 | help |
609 | This adds support for the PMC-Sierra family of Multi-Service | |
610 | Processor System-On-A-Chips. These parts include a number | |
611 | of integrated peripherals, interfaces and DSPs in addition to | |
612 | a variety of MIPS cores. | |
613 | ||
ae2b5bb6 JC |
614 | config RALINK |
615 | bool "Ralink based machines" | |
616 | select CEVT_R4K | |
617 | select CSRC_R4K | |
618 | select BOOT_RAW | |
619 | select DMA_NONCOHERENT | |
67e38cf2 | 620 | select IRQ_MIPS_CPU |
ae2b5bb6 JC |
621 | select USE_OF |
622 | select SYS_HAS_CPU_MIPS32_R1 | |
623 | select SYS_HAS_CPU_MIPS32_R2 | |
624 | select SYS_SUPPORTS_32BIT_KERNEL | |
625 | select SYS_SUPPORTS_LITTLE_ENDIAN | |
377cb1b6 | 626 | select SYS_SUPPORTS_MIPS16 |
ae2b5bb6 | 627 | select SYS_HAS_EARLY_PRINTK |
ae2b5bb6 | 628 | select CLKDEV_LOOKUP |
2a153f1c JC |
629 | select ARCH_HAS_RESET_CONTROLLER |
630 | select RESET_CONTROLLER | |
ae2b5bb6 | 631 | |
1da177e4 | 632 | config SGI_IP22 |
3fa986fa | 633 | bool "SGI IP22 (Indy/Indigo2)" |
0e2794b0 RB |
634 | select FW_ARC |
635 | select FW_ARC32 | |
7a407aa5 | 636 | select ARCH_MIGHT_HAVE_PC_SERIO |
1da177e4 | 637 | select BOOT_ELF32 |
42f77542 | 638 | select CEVT_R4K |
940f6b48 | 639 | select CSRC_R4K |
e2defae5 | 640 | select DEFAULT_SGI_PARTITION |
1da177e4 | 641 | select DMA_NONCOHERENT |
6630a8e5 | 642 | select HAVE_EISA |
d865bea4 | 643 | select I8253 |
68de4803 | 644 | select I8259 |
1da177e4 | 645 | select IP22_CPU_SCACHE |
67e38cf2 | 646 | select IRQ_MIPS_CPU |
aa414dff | 647 | select GENERIC_ISA_DMA_SUPPORT_BROKEN |
e2defae5 TB |
648 | select SGI_HAS_I8042 |
649 | select SGI_HAS_INDYDOG | |
36e5c21d | 650 | select SGI_HAS_HAL2 |
e2defae5 TB |
651 | select SGI_HAS_SEEQ |
652 | select SGI_HAS_WD93 | |
653 | select SGI_HAS_ZILOG | |
1da177e4 | 654 | select SWAP_IO_SPACE |
7cf8053b RB |
655 | select SYS_HAS_CPU_R4X00 |
656 | select SYS_HAS_CPU_R5000 | |
2b5e63f6 MM |
657 | # |
658 | # Disable EARLY_PRINTK for now since it leads to overwritten prom | |
659 | # memory during early boot on some machines. | |
660 | # | |
661 | # See http://www.linux-mips.org/cgi-bin/mesg.cgi?a=linux-mips&i=20091119164009.GA15038%40deprecation.cyrius.com | |
662 | # for a more details discussion | |
663 | # | |
664 | # select SYS_HAS_EARLY_PRINTK | |
ed5ba2fb YY |
665 | select SYS_SUPPORTS_32BIT_KERNEL |
666 | select SYS_SUPPORTS_64BIT_KERNEL | |
5e83d430 | 667 | select SYS_SUPPORTS_BIG_ENDIAN |
930beb5a | 668 | select MIPS_L1_CACHE_SHIFT_7 |
1da177e4 LT |
669 | help |
670 | This are the SGI Indy, Challenge S and Indigo2, as well as certain | |
671 | OEM variants like the Tandem CMN B006S. To compile a Linux kernel | |
672 | that runs on these, say Y here. | |
673 | ||
674 | config SGI_IP27 | |
3fa986fa | 675 | bool "SGI IP27 (Origin200/2000)" |
54aed4dd | 676 | select ARCH_HAS_PHYS_TO_DMA |
0e2794b0 RB |
677 | select FW_ARC |
678 | select FW_ARC64 | |
5e83d430 | 679 | select BOOT_ELF64 |
e2defae5 | 680 | select DEFAULT_SGI_PARTITION |
36a88530 | 681 | select SYS_HAS_EARLY_PRINTK |
eb01d42a | 682 | select HAVE_PCI |
69a07a41 | 683 | select IRQ_MIPS_CPU |
e6308b6d | 684 | select IRQ_DOMAIN_HIERARCHY |
130e2fb7 | 685 | select NR_CPUS_DEFAULT_64 |
a57140e9 TB |
686 | select PCI_DRIVERS_GENERIC |
687 | select PCI_XTALK_BRIDGE | |
7cf8053b | 688 | select SYS_HAS_CPU_R10000 |
ed5ba2fb | 689 | select SYS_SUPPORTS_64BIT_KERNEL |
5e83d430 | 690 | select SYS_SUPPORTS_BIG_ENDIAN |
d8cb4e11 | 691 | select SYS_SUPPORTS_NUMA |
1a5c5de1 | 692 | select SYS_SUPPORTS_SMP |
930beb5a | 693 | select MIPS_L1_CACHE_SHIFT_7 |
1da177e4 LT |
694 | help |
695 | This are the SGI Origin 200, Origin 2000 and Onyx 2 Graphics | |
696 | workstations. To compile a Linux kernel that runs on these, say Y | |
697 | here. | |
698 | ||
e2defae5 | 699 | config SGI_IP28 |
7d60717e | 700 | bool "SGI IP28 (Indigo2 R10k)" |
0e2794b0 RB |
701 | select FW_ARC |
702 | select FW_ARC64 | |
7a407aa5 | 703 | select ARCH_MIGHT_HAVE_PC_SERIO |
e2defae5 TB |
704 | select BOOT_ELF64 |
705 | select CEVT_R4K | |
706 | select CSRC_R4K | |
707 | select DEFAULT_SGI_PARTITION | |
708 | select DMA_NONCOHERENT | |
709 | select GENERIC_ISA_DMA_SUPPORT_BROKEN | |
67e38cf2 | 710 | select IRQ_MIPS_CPU |
6630a8e5 | 711 | select HAVE_EISA |
e2defae5 TB |
712 | select I8253 |
713 | select I8259 | |
e2defae5 TB |
714 | select SGI_HAS_I8042 |
715 | select SGI_HAS_INDYDOG | |
5b438c44 | 716 | select SGI_HAS_HAL2 |
e2defae5 TB |
717 | select SGI_HAS_SEEQ |
718 | select SGI_HAS_WD93 | |
719 | select SGI_HAS_ZILOG | |
720 | select SWAP_IO_SPACE | |
721 | select SYS_HAS_CPU_R10000 | |
2b5e63f6 MM |
722 | # |
723 | # Disable EARLY_PRINTK for now since it leads to overwritten prom | |
724 | # memory during early boot on some machines. | |
725 | # | |
726 | # See http://www.linux-mips.org/cgi-bin/mesg.cgi?a=linux-mips&i=20091119164009.GA15038%40deprecation.cyrius.com | |
727 | # for a more details discussion | |
728 | # | |
729 | # select SYS_HAS_EARLY_PRINTK | |
e2defae5 TB |
730 | select SYS_SUPPORTS_64BIT_KERNEL |
731 | select SYS_SUPPORTS_BIG_ENDIAN | |
dc24d68d | 732 | select MIPS_L1_CACHE_SHIFT_7 |
371a4151 EWI |
733 | help |
734 | This is the SGI Indigo2 with R10000 processor. To compile a Linux | |
735 | kernel that runs on these, say Y here. | |
e2defae5 | 736 | |
1da177e4 | 737 | config SGI_IP32 |
cfd2afc0 | 738 | bool "SGI IP32 (O2)" |
03df8229 | 739 | select ARCH_HAS_PHYS_TO_DMA |
0e2794b0 RB |
740 | select FW_ARC |
741 | select FW_ARC32 | |
1da177e4 | 742 | select BOOT_ELF32 |
42f77542 | 743 | select CEVT_R4K |
940f6b48 | 744 | select CSRC_R4K |
1da177e4 | 745 | select DMA_NONCOHERENT |
eb01d42a | 746 | select HAVE_PCI |
67e38cf2 | 747 | select IRQ_MIPS_CPU |
1da177e4 LT |
748 | select R5000_CPU_SCACHE |
749 | select RM7000_CPU_SCACHE | |
7cf8053b RB |
750 | select SYS_HAS_CPU_R5000 |
751 | select SYS_HAS_CPU_R10000 if BROKEN | |
752 | select SYS_HAS_CPU_RM7000 | |
dd2f18fe | 753 | select SYS_HAS_CPU_NEVADA |
ed5ba2fb | 754 | select SYS_SUPPORTS_64BIT_KERNEL |
23fbee9d | 755 | select SYS_SUPPORTS_BIG_ENDIAN |
23fbee9d | 756 | help |
5e83d430 | 757 | If you want this kernel to run on SGI O2 workstation, say Y here. |
1da177e4 | 758 | |
ade299d8 YY |
759 | config SIBYTE_CRHINE |
760 | bool "Sibyte BCM91120C-CRhine" | |
9a6dcea1 | 761 | select BOOT_ELF32 |
ade299d8 | 762 | select SIBYTE_BCM1120 |
9a6dcea1 | 763 | select SWAP_IO_SPACE |
7cf8053b | 764 | select SYS_HAS_CPU_SB1 |
9a6dcea1 AI |
765 | select SYS_SUPPORTS_BIG_ENDIAN |
766 | select SYS_SUPPORTS_LITTLE_ENDIAN | |
767 | ||
ade299d8 YY |
768 | config SIBYTE_CARMEL |
769 | bool "Sibyte BCM91120x-Carmel" | |
5e83d430 | 770 | select BOOT_ELF32 |
ade299d8 | 771 | select SIBYTE_BCM1120 |
5e83d430 | 772 | select SWAP_IO_SPACE |
7cf8053b | 773 | select SYS_HAS_CPU_SB1 |
81731f79 | 774 | select SYS_SUPPORTS_BIG_ENDIAN |
5e83d430 | 775 | select SYS_SUPPORTS_LITTLE_ENDIAN |
1da177e4 | 776 | |
ade299d8 YY |
777 | config SIBYTE_CRHONE |
778 | bool "Sibyte BCM91125C-CRhone" | |
5e83d430 | 779 | select BOOT_ELF32 |
ade299d8 | 780 | select SIBYTE_BCM1125 |
5e83d430 | 781 | select SWAP_IO_SPACE |
7cf8053b | 782 | select SYS_HAS_CPU_SB1 |
5e83d430 | 783 | select SYS_SUPPORTS_BIG_ENDIAN |
ade299d8 | 784 | select SYS_SUPPORTS_HIGHMEM |
5e83d430 | 785 | select SYS_SUPPORTS_LITTLE_ENDIAN |
1da177e4 | 786 | |
5e83d430 | 787 | config SIBYTE_RHONE |
3fa986fa | 788 | bool "Sibyte BCM91125E-Rhone" |
5e83d430 | 789 | select BOOT_ELF32 |
5e83d430 RB |
790 | select SIBYTE_BCM1125H |
791 | select SWAP_IO_SPACE | |
7cf8053b | 792 | select SYS_HAS_CPU_SB1 |
5e83d430 RB |
793 | select SYS_SUPPORTS_BIG_ENDIAN |
794 | select SYS_SUPPORTS_LITTLE_ENDIAN | |
1da177e4 | 795 | |
ade299d8 YY |
796 | config SIBYTE_SWARM |
797 | bool "Sibyte BCM91250A-SWARM" | |
5e83d430 | 798 | select BOOT_ELF32 |
fcf3ca4c | 799 | select HAVE_PATA_PLATFORM |
ade299d8 | 800 | select SIBYTE_SB1250 |
5e83d430 | 801 | select SWAP_IO_SPACE |
7cf8053b | 802 | select SYS_HAS_CPU_SB1 |
5e83d430 | 803 | select SYS_SUPPORTS_BIG_ENDIAN |
ade299d8 | 804 | select SYS_SUPPORTS_HIGHMEM |
e3ad1c23 | 805 | select SYS_SUPPORTS_LITTLE_ENDIAN |
cce335ae | 806 | select ZONE_DMA32 if 64BIT |
e4849aff | 807 | select SWIOTLB if ARCH_DMA_ADDR_T_64BIT && PCI |
e3ad1c23 | 808 | |
ade299d8 YY |
809 | config SIBYTE_LITTLESUR |
810 | bool "Sibyte BCM91250C2-LittleSur" | |
5e83d430 | 811 | select BOOT_ELF32 |
fcf3ca4c | 812 | select HAVE_PATA_PLATFORM |
5e83d430 RB |
813 | select SIBYTE_SB1250 |
814 | select SWAP_IO_SPACE | |
7cf8053b | 815 | select SYS_HAS_CPU_SB1 |
5e83d430 RB |
816 | select SYS_SUPPORTS_BIG_ENDIAN |
817 | select SYS_SUPPORTS_HIGHMEM | |
818 | select SYS_SUPPORTS_LITTLE_ENDIAN | |
756d6d83 | 819 | select ZONE_DMA32 if 64BIT |
1da177e4 | 820 | |
ade299d8 YY |
821 | config SIBYTE_SENTOSA |
822 | bool "Sibyte BCM91250E-Sentosa" | |
5e83d430 | 823 | select BOOT_ELF32 |
5e83d430 RB |
824 | select SIBYTE_SB1250 |
825 | select SWAP_IO_SPACE | |
7cf8053b | 826 | select SYS_HAS_CPU_SB1 |
5e83d430 | 827 | select SYS_SUPPORTS_BIG_ENDIAN |
5e83d430 | 828 | select SYS_SUPPORTS_LITTLE_ENDIAN |
e4849aff | 829 | select SWIOTLB if ARCH_DMA_ADDR_T_64BIT && PCI |
1da177e4 | 830 | |
ade299d8 YY |
831 | config SIBYTE_BIGSUR |
832 | bool "Sibyte BCM91480B-BigSur" | |
5e83d430 | 833 | select BOOT_ELF32 |
ade299d8 | 834 | select NR_CPUS_DEFAULT_4 |
ade299d8 | 835 | select SIBYTE_BCM1x80 |
5e83d430 | 836 | select SWAP_IO_SPACE |
7cf8053b | 837 | select SYS_HAS_CPU_SB1 |
5e83d430 | 838 | select SYS_SUPPORTS_BIG_ENDIAN |
651194f8 | 839 | select SYS_SUPPORTS_HIGHMEM |
5e83d430 | 840 | select SYS_SUPPORTS_LITTLE_ENDIAN |
cce335ae | 841 | select ZONE_DMA32 if 64BIT |
e4849aff | 842 | select SWIOTLB if ARCH_DMA_ADDR_T_64BIT && PCI |
1da177e4 | 843 | |
14b36af4 TB |
844 | config SNI_RM |
845 | bool "SNI RM200/300/400" | |
0e2794b0 RB |
846 | select FW_ARC if CPU_LITTLE_ENDIAN |
847 | select FW_ARC32 if CPU_LITTLE_ENDIAN | |
aaa9fad3 | 848 | select FW_SNIPROM if CPU_BIG_ENDIAN |
61ed242d | 849 | select ARCH_MAY_HAVE_PC_FDC |
a211a082 | 850 | select ARCH_MIGHT_HAVE_PC_PARPORT |
7a407aa5 | 851 | select ARCH_MIGHT_HAVE_PC_SERIO |
1da177e4 | 852 | select BOOT_ELF32 |
42f77542 | 853 | select CEVT_R4K |
940f6b48 | 854 | select CSRC_R4K |
e2defae5 | 855 | select DEFAULT_SGI_PARTITION if CPU_BIG_ENDIAN |
1da177e4 LT |
856 | select DMA_NONCOHERENT |
857 | select GENERIC_ISA_DMA | |
6630a8e5 | 858 | select HAVE_EISA |
8a118c38 | 859 | select HAVE_PCSPKR_PLATFORM |
eb01d42a | 860 | select HAVE_PCI |
67e38cf2 | 861 | select IRQ_MIPS_CPU |
d865bea4 | 862 | select I8253 |
1da177e4 LT |
863 | select I8259 |
864 | select ISA | |
4a0312fc | 865 | select SWAP_IO_SPACE if CPU_BIG_ENDIAN |
7cf8053b | 866 | select SYS_HAS_CPU_R4X00 |
4a0312fc | 867 | select SYS_HAS_CPU_R5000 |
c066a32a | 868 | select SYS_HAS_CPU_R10000 |
4a0312fc | 869 | select R5000_CPU_SCACHE |
36a88530 | 870 | select SYS_HAS_EARLY_PRINTK |
ed5ba2fb | 871 | select SYS_SUPPORTS_32BIT_KERNEL |
7d60717e | 872 | select SYS_SUPPORTS_64BIT_KERNEL |
4a0312fc | 873 | select SYS_SUPPORTS_BIG_ENDIAN |
797798c1 | 874 | select SYS_SUPPORTS_HIGHMEM |
5e83d430 | 875 | select SYS_SUPPORTS_LITTLE_ENDIAN |
1da177e4 | 876 | help |
14b36af4 TB |
877 | The SNI RM200/300/400 are MIPS-based machines manufactured by |
878 | Siemens Nixdorf Informationssysteme (SNI), parent company of Pyramid | |
1da177e4 LT |
879 | Technology and now in turn merged with Fujitsu. Say Y here to |
880 | support this machine type. | |
881 | ||
edcaf1a6 AN |
882 | config MACH_TX39XX |
883 | bool "Toshiba TX39 series based machines" | |
5e83d430 | 884 | |
edcaf1a6 AN |
885 | config MACH_TX49XX |
886 | bool "Toshiba TX49 series based machines" | |
5e83d430 | 887 | |
73b4390f RB |
888 | config MIKROTIK_RB532 |
889 | bool "Mikrotik RB532 boards" | |
890 | select CEVT_R4K | |
891 | select CSRC_R4K | |
892 | select DMA_NONCOHERENT | |
eb01d42a | 893 | select HAVE_PCI |
67e38cf2 | 894 | select IRQ_MIPS_CPU |
73b4390f RB |
895 | select SYS_HAS_CPU_MIPS32_R1 |
896 | select SYS_SUPPORTS_32BIT_KERNEL | |
897 | select SYS_SUPPORTS_LITTLE_ENDIAN | |
898 | select SWAP_IO_SPACE | |
899 | select BOOT_RAW | |
d30a2b47 | 900 | select GPIOLIB |
930beb5a | 901 | select MIPS_L1_CACHE_SHIFT_4 |
73b4390f RB |
902 | help |
903 | Support the Mikrotik(tm) RouterBoard 532 series, | |
904 | based on the IDT RC32434 SoC. | |
905 | ||
9ddebc46 DD |
906 | config CAVIUM_OCTEON_SOC |
907 | bool "Cavium Networks Octeon SoC based boards" | |
a86c7f72 | 908 | select CEVT_R4K |
ea8c64ac | 909 | select ARCH_HAS_PHYS_TO_DMA |
1753d50c | 910 | select HAVE_RAPIDIO |
d4a451d5 | 911 | select PHYS_ADDR_T_64BIT |
a86c7f72 DD |
912 | select SYS_SUPPORTS_64BIT_KERNEL |
913 | select SYS_SUPPORTS_BIG_ENDIAN | |
f65aad41 | 914 | select EDAC_SUPPORT |
b01aec9b | 915 | select EDAC_ATOMIC_SCRUB |
73569d87 DD |
916 | select SYS_SUPPORTS_LITTLE_ENDIAN |
917 | select SYS_SUPPORTS_HOTPLUG_CPU if CPU_BIG_ENDIAN | |
a86c7f72 | 918 | select SYS_HAS_EARLY_PRINTK |
5e683389 | 919 | select SYS_HAS_CPU_CAVIUM_OCTEON |
eb01d42a | 920 | select HAVE_PCI |
f00e001e | 921 | select ZONE_DMA32 |
465aaed0 | 922 | select HOLES_IN_ZONE |
d30a2b47 | 923 | select GPIOLIB |
6e511163 DD |
924 | select LIBFDT |
925 | select USE_OF | |
926 | select ARCH_SPARSEMEM_ENABLE | |
927 | select SYS_SUPPORTS_SMP | |
7820b84b DD |
928 | select NR_CPUS_DEFAULT_64 |
929 | select MIPS_NR_CPU_NR_MAP_1024 | |
e326479f | 930 | select BUILTIN_DTB |
8c1e6b14 | 931 | select MTD_COMPLEX_MAPPINGS |
09230cbc | 932 | select SWIOTLB |
3ff72be4 | 933 | select SYS_SUPPORTS_RELOCATABLE |
a86c7f72 DD |
934 | help |
935 | This option supports all of the Octeon reference boards from Cavium | |
936 | Networks. It builds a kernel that dynamically determines the Octeon | |
937 | CPU type and supports all known board reference implementations. | |
938 | Some of the supported boards are: | |
939 | EBT3000 | |
940 | EBH3000 | |
941 | EBH3100 | |
942 | Thunder | |
943 | Kodama | |
944 | Hikari | |
945 | Say Y here for most Octeon reference boards. | |
946 | ||
7f058e85 J |
947 | config NLM_XLR_BOARD |
948 | bool "Netlogic XLR/XLS based systems" | |
7f058e85 J |
949 | select BOOT_ELF32 |
950 | select NLM_COMMON | |
7f058e85 J |
951 | select SYS_HAS_CPU_XLR |
952 | select SYS_SUPPORTS_SMP | |
eb01d42a | 953 | select HAVE_PCI |
7f058e85 J |
954 | select SWAP_IO_SPACE |
955 | select SYS_SUPPORTS_32BIT_KERNEL | |
956 | select SYS_SUPPORTS_64BIT_KERNEL | |
d4a451d5 | 957 | select PHYS_ADDR_T_64BIT |
7f058e85 J |
958 | select SYS_SUPPORTS_BIG_ENDIAN |
959 | select SYS_SUPPORTS_HIGHMEM | |
7f058e85 J |
960 | select NR_CPUS_DEFAULT_32 |
961 | select CEVT_R4K | |
962 | select CSRC_R4K | |
67e38cf2 | 963 | select IRQ_MIPS_CPU |
b97215fd | 964 | select ZONE_DMA32 if 64BIT |
7f058e85 J |
965 | select SYNC_R4K |
966 | select SYS_HAS_EARLY_PRINTK | |
8f0b0430 J |
967 | select SYS_SUPPORTS_ZBOOT |
968 | select SYS_SUPPORTS_ZBOOT_UART16550 | |
7f058e85 J |
969 | help |
970 | Support for systems based on Netlogic XLR and XLS processors. | |
971 | Say Y here if you have a XLR or XLS based board. | |
972 | ||
1c773ea4 J |
973 | config NLM_XLP_BOARD |
974 | bool "Netlogic XLP based systems" | |
1c773ea4 J |
975 | select BOOT_ELF32 |
976 | select NLM_COMMON | |
977 | select SYS_HAS_CPU_XLP | |
978 | select SYS_SUPPORTS_SMP | |
eb01d42a | 979 | select HAVE_PCI |
1c773ea4 J |
980 | select SYS_SUPPORTS_32BIT_KERNEL |
981 | select SYS_SUPPORTS_64BIT_KERNEL | |
d4a451d5 | 982 | select PHYS_ADDR_T_64BIT |
d30a2b47 | 983 | select GPIOLIB |
1c773ea4 J |
984 | select SYS_SUPPORTS_BIG_ENDIAN |
985 | select SYS_SUPPORTS_LITTLE_ENDIAN | |
986 | select SYS_SUPPORTS_HIGHMEM | |
1c773ea4 J |
987 | select NR_CPUS_DEFAULT_32 |
988 | select CEVT_R4K | |
989 | select CSRC_R4K | |
67e38cf2 | 990 | select IRQ_MIPS_CPU |
b97215fd | 991 | select ZONE_DMA32 if 64BIT |
1c773ea4 J |
992 | select SYNC_R4K |
993 | select SYS_HAS_EARLY_PRINTK | |
2f6528e1 | 994 | select USE_OF |
8f0b0430 J |
995 | select SYS_SUPPORTS_ZBOOT |
996 | select SYS_SUPPORTS_ZBOOT_UART16550 | |
1c773ea4 J |
997 | help |
998 | This board is based on Netlogic XLP Processor. | |
999 | Say Y here if you have a XLP based board. | |
1000 | ||
9bc463be DD |
1001 | config MIPS_PARAVIRT |
1002 | bool "Para-Virtualized guest system" | |
1003 | select CEVT_R4K | |
1004 | select CSRC_R4K | |
9bc463be DD |
1005 | select SYS_SUPPORTS_64BIT_KERNEL |
1006 | select SYS_SUPPORTS_32BIT_KERNEL | |
1007 | select SYS_SUPPORTS_BIG_ENDIAN | |
1008 | select SYS_SUPPORTS_SMP | |
1009 | select NR_CPUS_DEFAULT_4 | |
1010 | select SYS_HAS_EARLY_PRINTK | |
1011 | select SYS_HAS_CPU_MIPS32_R2 | |
1012 | select SYS_HAS_CPU_MIPS64_R2 | |
1013 | select SYS_HAS_CPU_CAVIUM_OCTEON | |
eb01d42a | 1014 | select HAVE_PCI |
9bc463be DD |
1015 | select SWAP_IO_SPACE |
1016 | help | |
1017 | This option supports guest running under ???? | |
1018 | ||
5e83d430 | 1019 | endchoice |
1da177e4 | 1020 | |
e8c7c482 | 1021 | source "arch/mips/alchemy/Kconfig" |
3b12308f | 1022 | source "arch/mips/ath25/Kconfig" |
d4a67d9d | 1023 | source "arch/mips/ath79/Kconfig" |
a656ffcb | 1024 | source "arch/mips/bcm47xx/Kconfig" |
e7300d04 | 1025 | source "arch/mips/bcm63xx/Kconfig" |
8945e37e | 1026 | source "arch/mips/bmips/Kconfig" |
eed0eabd | 1027 | source "arch/mips/generic/Kconfig" |
5e83d430 | 1028 | source "arch/mips/jazz/Kconfig" |
5ebabe59 | 1029 | source "arch/mips/jz4740/Kconfig" |
8ec6d935 | 1030 | source "arch/mips/lantiq/Kconfig" |
1f21d2bd | 1031 | source "arch/mips/lasat/Kconfig" |
2572f00d | 1032 | source "arch/mips/pic32/Kconfig" |
af0cfb2c | 1033 | source "arch/mips/pistachio/Kconfig" |
0f3a05cb | 1034 | source "arch/mips/pmcs-msp71xx/Kconfig" |
ae2b5bb6 | 1035 | source "arch/mips/ralink/Kconfig" |
29c48699 | 1036 | source "arch/mips/sgi-ip27/Kconfig" |
38b18f72 | 1037 | source "arch/mips/sibyte/Kconfig" |
22b1d707 | 1038 | source "arch/mips/txx9/Kconfig" |
5e83d430 | 1039 | source "arch/mips/vr41xx/Kconfig" |
a86c7f72 | 1040 | source "arch/mips/cavium-octeon/Kconfig" |
30ad29bb HC |
1041 | source "arch/mips/loongson32/Kconfig" |
1042 | source "arch/mips/loongson64/Kconfig" | |
7f058e85 | 1043 | source "arch/mips/netlogic/Kconfig" |
ae6e7e63 | 1044 | source "arch/mips/paravirt/Kconfig" |
38b18f72 | 1045 | |
5e83d430 RB |
1046 | endmenu |
1047 | ||
3c9ee7ef AM |
1048 | config GENERIC_HWEIGHT |
1049 | bool | |
1050 | default y | |
1051 | ||
1da177e4 LT |
1052 | config GENERIC_CALIBRATE_DELAY |
1053 | bool | |
1054 | default y | |
1055 | ||
ae1e9130 | 1056 | config SCHED_OMIT_FRAME_POINTER |
1cc89038 AN |
1057 | bool |
1058 | default y | |
1059 | ||
1da177e4 LT |
1060 | # |
1061 | # Select some configuration options automatically based on user selections. | |
1062 | # | |
0e2794b0 | 1063 | config FW_ARC |
1da177e4 | 1064 | bool |
1da177e4 | 1065 | |
61ed242d RB |
1066 | config ARCH_MAY_HAVE_PC_FDC |
1067 | bool | |
1068 | ||
9267a30d MSJ |
1069 | config BOOT_RAW |
1070 | bool | |
1071 | ||
217dd11e RB |
1072 | config CEVT_BCM1480 |
1073 | bool | |
1074 | ||
6457d9fc YY |
1075 | config CEVT_DS1287 |
1076 | bool | |
1077 | ||
1097c6ac YY |
1078 | config CEVT_GT641XX |
1079 | bool | |
1080 | ||
42f77542 RB |
1081 | config CEVT_R4K |
1082 | bool | |
1083 | ||
217dd11e RB |
1084 | config CEVT_SB1250 |
1085 | bool | |
1086 | ||
229f773e AN |
1087 | config CEVT_TXX9 |
1088 | bool | |
1089 | ||
217dd11e RB |
1090 | config CSRC_BCM1480 |
1091 | bool | |
1092 | ||
4247417d YY |
1093 | config CSRC_IOASIC |
1094 | bool | |
1095 | ||
940f6b48 RB |
1096 | config CSRC_R4K |
1097 | bool | |
1098 | ||
217dd11e RB |
1099 | config CSRC_SB1250 |
1100 | bool | |
1101 | ||
a7f4df4e AS |
1102 | config MIPS_CLOCK_VSYSCALL |
1103 | def_bool CSRC_R4K || CLKSRC_MIPS_GIC | |
1104 | ||
a9aec7fe | 1105 | config GPIO_TXX9 |
d30a2b47 | 1106 | select GPIOLIB |
a9aec7fe AN |
1107 | bool |
1108 | ||
0e2794b0 | 1109 | config FW_CFE |
df78b5c8 AJ |
1110 | bool |
1111 | ||
40e084a5 RB |
1112 | config ARCH_SUPPORTS_UPROBES |
1113 | bool | |
1114 | ||
885014bc | 1115 | config DMA_MAYBE_COHERENT |
f3ecc0ff | 1116 | select ARCH_HAS_DMA_COHERENCE_H |
885014bc FF |
1117 | select DMA_NONCOHERENT |
1118 | bool | |
1119 | ||
20d33064 PB |
1120 | config DMA_PERDEV_COHERENT |
1121 | bool | |
347cb6af | 1122 | select ARCH_HAS_SETUP_DMA_OPS |
5748e1b3 | 1123 | select DMA_NONCOHERENT |
20d33064 | 1124 | |
4ce588cd RB |
1125 | config DMA_NONCOHERENT |
1126 | bool | |
db91427b CH |
1127 | # |
1128 | # MIPS allows mixing "slightly different" Cacheability and Coherency | |
1129 | # Attribute bits. It is believed that the uncached access through | |
1130 | # KSEG1 and the implementation specific "uncached accelerated" used | |
1131 | # by pgprot_writcombine can be mixed, and the latter sometimes provides | |
1132 | # significant advantages. | |
1133 | # | |
419e2f18 | 1134 | select ARCH_HAS_DMA_WRITE_COMBINE |
f8c55dc6 | 1135 | select ARCH_HAS_SYNC_DMA_FOR_DEVICE |
2ee7a4ef | 1136 | select ARCH_HAS_UNCACHED_SEGMENT |
e1e02b32 | 1137 | select NEED_DMA_MAP_STATE |
58b04406 | 1138 | select ARCH_HAS_DMA_COHERENT_TO_PFN |
f8c55dc6 | 1139 | select DMA_NONCOHERENT_CACHE_SYNC |
4ce588cd | 1140 | |
36a88530 | 1141 | config SYS_HAS_EARLY_PRINTK |
1da177e4 | 1142 | bool |
1da177e4 | 1143 | |
1b2bc75c | 1144 | config SYS_SUPPORTS_HOTPLUG_CPU |
dbb74540 | 1145 | bool |
dbb74540 | 1146 | |
1da177e4 LT |
1147 | config MIPS_BONITO64 |
1148 | bool | |
1da177e4 LT |
1149 | |
1150 | config MIPS_MSC | |
1151 | bool | |
1da177e4 | 1152 | |
1f21d2bd BM |
1153 | config MIPS_NILE4 |
1154 | bool | |
1155 | ||
39b8d525 RB |
1156 | config SYNC_R4K |
1157 | bool | |
1158 | ||
487d70d0 GJ |
1159 | config MIPS_MACHINE |
1160 | def_bool n | |
1161 | ||
ce816fa8 | 1162 | config NO_IOPORT_MAP |
d388d685 MR |
1163 | def_bool n |
1164 | ||
4e0748f5 MC |
1165 | config GENERIC_CSUM |
1166 | bool | |
932afdee | 1167 | default y if !CPU_HAS_LOAD_STORE_LR |
4e0748f5 | 1168 | |
8313da30 RB |
1169 | config GENERIC_ISA_DMA |
1170 | bool | |
1171 | select ZONE_DMA if GENERIC_ISA_DMA_SUPPORT_BROKEN=n | |
a35bee8a | 1172 | select ISA_DMA_API |
8313da30 | 1173 | |
aa414dff RB |
1174 | config GENERIC_ISA_DMA_SUPPORT_BROKEN |
1175 | bool | |
8313da30 | 1176 | select GENERIC_ISA_DMA |
aa414dff | 1177 | |
a35bee8a NK |
1178 | config ISA_DMA_API |
1179 | bool | |
1180 | ||
465aaed0 DD |
1181 | config HOLES_IN_ZONE |
1182 | bool | |
1183 | ||
8c530ea3 MR |
1184 | config SYS_SUPPORTS_RELOCATABLE |
1185 | bool | |
1186 | help | |
371a4151 EWI |
1187 | Selected if the platform supports relocating the kernel. |
1188 | The platform must provide plat_get_fdt() if it selects CONFIG_USE_OF | |
1189 | to allow access to command line and entropy sources. | |
8c530ea3 | 1190 | |
f381bf6d DD |
1191 | config MIPS_CBPF_JIT |
1192 | def_bool y | |
1193 | depends on BPF_JIT && HAVE_CBPF_JIT | |
1194 | ||
1195 | config MIPS_EBPF_JIT | |
1196 | def_bool y | |
1197 | depends on BPF_JIT && HAVE_EBPF_JIT | |
1198 | ||
1199 | ||
5e83d430 | 1200 | # |
6b2aac42 | 1201 | # Endianness selection. Sufficiently obscure so many users don't know what to |
5e83d430 RB |
1202 | # answer,so we try hard to limit the available choices. Also the use of a |
1203 | # choice statement should be more obvious to the user. | |
1204 | # | |
1205 | choice | |
6b2aac42 | 1206 | prompt "Endianness selection" |
1da177e4 LT |
1207 | help |
1208 | Some MIPS machines can be configured for either little or big endian | |
5e83d430 | 1209 | byte order. These modes require different kernels and a different |
3cb2fccc | 1210 | Linux distribution. In general there is one preferred byteorder for a |
5e83d430 | 1211 | particular system but some systems are just as commonly used in the |
3dde6ad8 | 1212 | one or the other endianness. |
5e83d430 RB |
1213 | |
1214 | config CPU_BIG_ENDIAN | |
1215 | bool "Big endian" | |
1216 | depends on SYS_SUPPORTS_BIG_ENDIAN | |
1217 | ||
1218 | config CPU_LITTLE_ENDIAN | |
1219 | bool "Little endian" | |
1220 | depends on SYS_SUPPORTS_LITTLE_ENDIAN | |
5e83d430 RB |
1221 | |
1222 | endchoice | |
1223 | ||
22b0763a DD |
1224 | config EXPORT_UASM |
1225 | bool | |
1226 | ||
2116245e RB |
1227 | config SYS_SUPPORTS_APM_EMULATION |
1228 | bool | |
1229 | ||
5e83d430 RB |
1230 | config SYS_SUPPORTS_BIG_ENDIAN |
1231 | bool | |
1232 | ||
1233 | config SYS_SUPPORTS_LITTLE_ENDIAN | |
1234 | bool | |
1da177e4 | 1235 | |
9cffd154 DD |
1236 | config SYS_SUPPORTS_HUGETLBFS |
1237 | bool | |
45e03e62 | 1238 | depends on CPU_SUPPORTS_HUGEPAGES |
9cffd154 DD |
1239 | default y |
1240 | ||
aa1762f4 DD |
1241 | config MIPS_HUGE_TLB_SUPPORT |
1242 | def_bool HUGETLB_PAGE || TRANSPARENT_HUGEPAGE | |
1243 | ||
1da177e4 LT |
1244 | config IRQ_CPU_RM7K |
1245 | bool | |
1246 | ||
9267a30d MSJ |
1247 | config IRQ_MSP_SLP |
1248 | bool | |
1249 | ||
1250 | config IRQ_MSP_CIC | |
1251 | bool | |
1252 | ||
8420fd00 AN |
1253 | config IRQ_TXX9 |
1254 | bool | |
1255 | ||
d5ab1a69 YY |
1256 | config IRQ_GT641XX |
1257 | bool | |
1258 | ||
252161ec | 1259 | config PCI_GT64XXX_PCI0 |
1da177e4 | 1260 | bool |
1da177e4 | 1261 | |
a57140e9 TB |
1262 | config PCI_XTALK_BRIDGE |
1263 | bool | |
1264 | ||
9267a30d MSJ |
1265 | config NO_EXCEPT_FILL |
1266 | bool | |
1267 | ||
a83860c2 RB |
1268 | config SOC_EMMA2RH |
1269 | bool | |
1270 | select CEVT_R4K | |
1271 | select CSRC_R4K | |
1272 | select DMA_NONCOHERENT | |
67e38cf2 | 1273 | select IRQ_MIPS_CPU |
a83860c2 RB |
1274 | select SWAP_IO_SPACE |
1275 | select SYS_HAS_CPU_R5500 | |
1276 | select SYS_SUPPORTS_32BIT_KERNEL | |
1277 | select SYS_SUPPORTS_64BIT_KERNEL | |
1278 | select SYS_SUPPORTS_BIG_ENDIAN | |
1279 | ||
edb6310a DL |
1280 | config SOC_PNX833X |
1281 | bool | |
1282 | select CEVT_R4K | |
1283 | select CSRC_R4K | |
67e38cf2 | 1284 | select IRQ_MIPS_CPU |
edb6310a DL |
1285 | select DMA_NONCOHERENT |
1286 | select SYS_HAS_CPU_MIPS32_R2 | |
1287 | select SYS_SUPPORTS_32BIT_KERNEL | |
1288 | select SYS_SUPPORTS_LITTLE_ENDIAN | |
1289 | select SYS_SUPPORTS_BIG_ENDIAN | |
377cb1b6 | 1290 | select SYS_SUPPORTS_MIPS16 |
edb6310a DL |
1291 | select CPU_MIPSR2_IRQ_VI |
1292 | ||
1293 | config SOC_PNX8335 | |
1294 | bool | |
1295 | select SOC_PNX833X | |
1296 | ||
a7e07b1a MC |
1297 | config MIPS_SPRAM |
1298 | bool | |
1299 | ||
1da177e4 LT |
1300 | config SWAP_IO_SPACE |
1301 | bool | |
1302 | ||
e2defae5 TB |
1303 | config SGI_HAS_INDYDOG |
1304 | bool | |
1305 | ||
5b438c44 TB |
1306 | config SGI_HAS_HAL2 |
1307 | bool | |
1308 | ||
e2defae5 TB |
1309 | config SGI_HAS_SEEQ |
1310 | bool | |
1311 | ||
1312 | config SGI_HAS_WD93 | |
1313 | bool | |
1314 | ||
1315 | config SGI_HAS_ZILOG | |
1316 | bool | |
1317 | ||
1318 | config SGI_HAS_I8042 | |
1319 | bool | |
1320 | ||
1321 | config DEFAULT_SGI_PARTITION | |
1322 | bool | |
1323 | ||
0e2794b0 | 1324 | config FW_ARC32 |
5e83d430 RB |
1325 | bool |
1326 | ||
aaa9fad3 | 1327 | config FW_SNIPROM |
231a35d3 TB |
1328 | bool |
1329 | ||
1da177e4 LT |
1330 | config BOOT_ELF32 |
1331 | bool | |
1da177e4 | 1332 | |
930beb5a FF |
1333 | config MIPS_L1_CACHE_SHIFT_4 |
1334 | bool | |
1335 | ||
1336 | config MIPS_L1_CACHE_SHIFT_5 | |
1337 | bool | |
1338 | ||
1339 | config MIPS_L1_CACHE_SHIFT_6 | |
1340 | bool | |
1341 | ||
1342 | config MIPS_L1_CACHE_SHIFT_7 | |
1343 | bool | |
1344 | ||
1da177e4 LT |
1345 | config MIPS_L1_CACHE_SHIFT |
1346 | int | |
a4c0201e | 1347 | default "7" if MIPS_L1_CACHE_SHIFT_7 |
5432eeb6 KC |
1348 | default "6" if MIPS_L1_CACHE_SHIFT_6 |
1349 | default "5" if MIPS_L1_CACHE_SHIFT_5 | |
1350 | default "4" if MIPS_L1_CACHE_SHIFT_4 | |
1da177e4 LT |
1351 | default "5" |
1352 | ||
1da177e4 LT |
1353 | config HAVE_STD_PC_SERIAL_PORT |
1354 | bool | |
1355 | ||
1da177e4 LT |
1356 | config ARC_CONSOLE |
1357 | bool "ARC console support" | |
e2defae5 | 1358 | depends on SGI_IP22 || SGI_IP28 || (SNI_RM && CPU_LITTLE_ENDIAN) |
1da177e4 LT |
1359 | |
1360 | config ARC_MEMORY | |
1361 | bool | |
14b36af4 | 1362 | depends on MACH_JAZZ || SNI_RM || SGI_IP32 |
1da177e4 LT |
1363 | default y |
1364 | ||
1365 | config ARC_PROMLIB | |
1366 | bool | |
e2defae5 | 1367 | depends on MACH_JAZZ || SNI_RM || SGI_IP22 || SGI_IP28 || SGI_IP32 |
1da177e4 LT |
1368 | default y |
1369 | ||
0e2794b0 | 1370 | config FW_ARC64 |
1da177e4 | 1371 | bool |
1da177e4 LT |
1372 | |
1373 | config BOOT_ELF64 | |
1374 | bool | |
1da177e4 | 1375 | |
1da177e4 LT |
1376 | menu "CPU selection" |
1377 | ||
1378 | choice | |
1379 | prompt "CPU type" | |
1380 | default CPU_R4X00 | |
1381 | ||
0e476d91 HC |
1382 | config CPU_LOONGSON3 |
1383 | bool "Loongson 3 CPU" | |
1384 | depends on SYS_HAS_CPU_LOONGSON3 | |
d3bc81be | 1385 | select ARCH_HAS_PHYS_TO_DMA |
0e476d91 HC |
1386 | select CPU_SUPPORTS_64BIT_KERNEL |
1387 | select CPU_SUPPORTS_HIGHMEM | |
1388 | select CPU_SUPPORTS_HUGEPAGES | |
932afdee | 1389 | select CPU_HAS_LOAD_STORE_LR |
0e476d91 HC |
1390 | select WEAK_ORDERING |
1391 | select WEAK_REORDERING_BEYOND_LLSC | |
b2edcfc8 | 1392 | select MIPS_PGD_C0_CONTEXT |
17c99d94 | 1393 | select MIPS_L1_CACHE_SHIFT_6 |
d30a2b47 | 1394 | select GPIOLIB |
09230cbc | 1395 | select SWIOTLB |
0e476d91 HC |
1396 | help |
1397 | The Loongson 3 processor implements the MIPS64R2 instruction | |
1398 | set with many extensions. | |
1399 | ||
1e820da3 HC |
1400 | config LOONGSON3_ENHANCEMENT |
1401 | bool "New Loongson 3 CPU Enhancements" | |
1402 | default n | |
1403 | select CPU_MIPSR2 | |
1404 | select CPU_HAS_PREFETCH | |
1405 | depends on CPU_LOONGSON3 | |
1406 | help | |
1407 | New Loongson 3 CPU (since Loongson-3A R2, as opposed to Loongson-3A | |
1408 | R1, Loongson-3B R1 and Loongson-3B R2) has many enhancements, such as | |
1409 | FTLB, L1-VCache, EI/DI/Wait/Prefetch instruction, DSP/DSPv2 ASE, User | |
1410 | Local register, Read-Inhibit/Execute-Inhibit, SFB (Store Fill Buffer), | |
1411 | Fast TLB refill support, etc. | |
1412 | ||
1413 | This option enable those enhancements which are not probed at run | |
1414 | time. If you want a generic kernel to run on all Loongson 3 machines, | |
1415 | please say 'N' here. If you want a high-performance kernel to run on | |
1416 | new Loongson 3 machines only, please say 'Y' here. | |
1417 | ||
e02e07e3 HC |
1418 | config CPU_LOONGSON3_WORKAROUNDS |
1419 | bool "Old Loongson 3 LLSC Workarounds" | |
1420 | default y if SMP | |
1421 | depends on CPU_LOONGSON3 | |
1422 | help | |
1423 | Loongson 3 processors have the llsc issues which require workarounds. | |
1424 | Without workarounds the system may hang unexpectedly. | |
1425 | ||
1426 | Newer Loongson 3 will fix these issues and no workarounds are needed. | |
1427 | The workarounds have no significant side effect on them but may | |
1428 | decrease the performance of the system so this option should be | |
1429 | disabled unless the kernel is intended to be run on old systems. | |
1430 | ||
1431 | If unsure, please say Y. | |
1432 | ||
3702bba5 WZ |
1433 | config CPU_LOONGSON2E |
1434 | bool "Loongson 2E" | |
1435 | depends on SYS_HAS_CPU_LOONGSON2E | |
1436 | select CPU_LOONGSON2 | |
2a21c730 FZ |
1437 | help |
1438 | The Loongson 2E processor implements the MIPS III instruction set | |
1439 | with many extensions. | |
1440 | ||
25985edc | 1441 | It has an internal FPGA northbridge, which is compatible to |
6f7a251a WZ |
1442 | bonito64. |
1443 | ||
1444 | config CPU_LOONGSON2F | |
1445 | bool "Loongson 2F" | |
1446 | depends on SYS_HAS_CPU_LOONGSON2F | |
1447 | select CPU_LOONGSON2 | |
d30a2b47 | 1448 | select GPIOLIB |
6f7a251a WZ |
1449 | help |
1450 | The Loongson 2F processor implements the MIPS III instruction set | |
1451 | with many extensions. | |
1452 | ||
1453 | Loongson2F have built-in DDR2 and PCIX controller. The PCIX controller | |
1454 | have a similar programming interface with FPGA northbridge used in | |
1455 | Loongson2E. | |
1456 | ||
ca585cf9 KC |
1457 | config CPU_LOONGSON1B |
1458 | bool "Loongson 1B" | |
1459 | depends on SYS_HAS_CPU_LOONGSON1B | |
1460 | select CPU_LOONGSON1 | |
9ec88b60 | 1461 | select LEDS_GPIO_REGISTER |
ca585cf9 KC |
1462 | help |
1463 | The Loongson 1B is a 32-bit SoC, which implements the MIPS32 | |
968dc5a0 XZ |
1464 | Release 1 instruction set and part of the MIPS32 Release 2 |
1465 | instruction set. | |
ca585cf9 | 1466 | |
12e3280b YL |
1467 | config CPU_LOONGSON1C |
1468 | bool "Loongson 1C" | |
1469 | depends on SYS_HAS_CPU_LOONGSON1C | |
1470 | select CPU_LOONGSON1 | |
12e3280b YL |
1471 | select LEDS_GPIO_REGISTER |
1472 | help | |
1473 | The Loongson 1C is a 32-bit SoC, which implements the MIPS32 | |
968dc5a0 XZ |
1474 | Release 1 instruction set and part of the MIPS32 Release 2 |
1475 | instruction set. | |
12e3280b | 1476 | |
6e760c8d RB |
1477 | config CPU_MIPS32_R1 |
1478 | bool "MIPS32 Release 1" | |
7cf8053b | 1479 | depends on SYS_HAS_CPU_MIPS32_R1 |
6e760c8d | 1480 | select CPU_HAS_PREFETCH |
932afdee | 1481 | select CPU_HAS_LOAD_STORE_LR |
797798c1 | 1482 | select CPU_SUPPORTS_32BIT_KERNEL |
ec28f306 | 1483 | select CPU_SUPPORTS_HIGHMEM |
1e5f1caa | 1484 | help |
5e83d430 | 1485 | Choose this option to build a kernel for release 1 or later of the |
1e5f1caa RB |
1486 | MIPS32 architecture. Most modern embedded systems with a 32-bit |
1487 | MIPS processor are based on a MIPS32 processor. If you know the | |
1488 | specific type of processor in your system, choose those that one | |
1489 | otherwise CPU_MIPS32_R1 is a safe bet for any MIPS32 system. | |
1490 | Release 2 of the MIPS32 architecture is available since several | |
1491 | years so chances are you even have a MIPS32 Release 2 processor | |
1492 | in which case you should choose CPU_MIPS32_R2 instead for better | |
1493 | performance. | |
1494 | ||
1495 | config CPU_MIPS32_R2 | |
1496 | bool "MIPS32 Release 2" | |
7cf8053b | 1497 | depends on SYS_HAS_CPU_MIPS32_R2 |
1e5f1caa | 1498 | select CPU_HAS_PREFETCH |
932afdee | 1499 | select CPU_HAS_LOAD_STORE_LR |
797798c1 | 1500 | select CPU_SUPPORTS_32BIT_KERNEL |
ec28f306 | 1501 | select CPU_SUPPORTS_HIGHMEM |
a5e9a69e | 1502 | select CPU_SUPPORTS_MSA |
2235a54d | 1503 | select HAVE_KVM |
6e760c8d | 1504 | help |
5e83d430 | 1505 | Choose this option to build a kernel for release 2 or later of the |
6e760c8d RB |
1506 | MIPS32 architecture. Most modern embedded systems with a 32-bit |
1507 | MIPS processor are based on a MIPS32 processor. If you know the | |
1508 | specific type of processor in your system, choose those that one | |
1509 | otherwise CPU_MIPS32_R1 is a safe bet for any MIPS32 system. | |
1510 | ||
7fd08ca5 | 1511 | config CPU_MIPS32_R6 |
674d10e2 | 1512 | bool "MIPS32 Release 6" |
7fd08ca5 LY |
1513 | depends on SYS_HAS_CPU_MIPS32_R6 |
1514 | select CPU_HAS_PREFETCH | |
1515 | select CPU_SUPPORTS_32BIT_KERNEL | |
1516 | select CPU_SUPPORTS_HIGHMEM | |
1517 | select CPU_SUPPORTS_MSA | |
1518 | select HAVE_KVM | |
1519 | select MIPS_O32_FP64_SUPPORT | |
1520 | help | |
1521 | Choose this option to build a kernel for release 6 or later of the | |
1522 | MIPS32 architecture. New MIPS processors, starting with the Warrior | |
1523 | family, are based on a MIPS32r6 processor. If you own an older | |
1524 | processor, you probably need to select MIPS32r1 or MIPS32r2 instead. | |
1525 | ||
6e760c8d RB |
1526 | config CPU_MIPS64_R1 |
1527 | bool "MIPS64 Release 1" | |
7cf8053b | 1528 | depends on SYS_HAS_CPU_MIPS64_R1 |
797798c1 | 1529 | select CPU_HAS_PREFETCH |
932afdee | 1530 | select CPU_HAS_LOAD_STORE_LR |
ed5ba2fb YY |
1531 | select CPU_SUPPORTS_32BIT_KERNEL |
1532 | select CPU_SUPPORTS_64BIT_KERNEL | |
ec28f306 | 1533 | select CPU_SUPPORTS_HIGHMEM |
9cffd154 | 1534 | select CPU_SUPPORTS_HUGEPAGES |
6e760c8d RB |
1535 | help |
1536 | Choose this option to build a kernel for release 1 or later of the | |
1537 | MIPS64 architecture. Many modern embedded systems with a 64-bit | |
1538 | MIPS processor are based on a MIPS64 processor. If you know the | |
1539 | specific type of processor in your system, choose those that one | |
1540 | otherwise CPU_MIPS64_R1 is a safe bet for any MIPS64 system. | |
1e5f1caa RB |
1541 | Release 2 of the MIPS64 architecture is available since several |
1542 | years so chances are you even have a MIPS64 Release 2 processor | |
1543 | in which case you should choose CPU_MIPS64_R2 instead for better | |
1544 | performance. | |
1545 | ||
1546 | config CPU_MIPS64_R2 | |
1547 | bool "MIPS64 Release 2" | |
7cf8053b | 1548 | depends on SYS_HAS_CPU_MIPS64_R2 |
797798c1 | 1549 | select CPU_HAS_PREFETCH |
932afdee | 1550 | select CPU_HAS_LOAD_STORE_LR |
1e5f1caa RB |
1551 | select CPU_SUPPORTS_32BIT_KERNEL |
1552 | select CPU_SUPPORTS_64BIT_KERNEL | |
ec28f306 | 1553 | select CPU_SUPPORTS_HIGHMEM |
9cffd154 | 1554 | select CPU_SUPPORTS_HUGEPAGES |
a5e9a69e | 1555 | select CPU_SUPPORTS_MSA |
40a2df49 | 1556 | select HAVE_KVM |
1e5f1caa RB |
1557 | help |
1558 | Choose this option to build a kernel for release 2 or later of the | |
1559 | MIPS64 architecture. Many modern embedded systems with a 64-bit | |
1560 | MIPS processor are based on a MIPS64 processor. If you know the | |
1561 | specific type of processor in your system, choose those that one | |
1562 | otherwise CPU_MIPS64_R1 is a safe bet for any MIPS64 system. | |
1da177e4 | 1563 | |
7fd08ca5 | 1564 | config CPU_MIPS64_R6 |
674d10e2 | 1565 | bool "MIPS64 Release 6" |
7fd08ca5 LY |
1566 | depends on SYS_HAS_CPU_MIPS64_R6 |
1567 | select CPU_HAS_PREFETCH | |
1568 | select CPU_SUPPORTS_32BIT_KERNEL | |
1569 | select CPU_SUPPORTS_64BIT_KERNEL | |
1570 | select CPU_SUPPORTS_HIGHMEM | |
afd375dc | 1571 | select CPU_SUPPORTS_HUGEPAGES |
7fd08ca5 | 1572 | select CPU_SUPPORTS_MSA |
2e6c7747 | 1573 | select MIPS_O32_FP64_SUPPORT if 32BIT || MIPS32_O32 |
40a2df49 | 1574 | select HAVE_KVM |
7fd08ca5 LY |
1575 | help |
1576 | Choose this option to build a kernel for release 6 or later of the | |
1577 | MIPS64 architecture. New MIPS processors, starting with the Warrior | |
1578 | family, are based on a MIPS64r6 processor. If you own an older | |
1579 | processor, you probably need to select MIPS64r1 or MIPS64r2 instead. | |
1580 | ||
1da177e4 LT |
1581 | config CPU_R3000 |
1582 | bool "R3000" | |
7cf8053b | 1583 | depends on SYS_HAS_CPU_R3000 |
f7062ddb | 1584 | select CPU_HAS_WB |
932afdee | 1585 | select CPU_HAS_LOAD_STORE_LR |
54746829 | 1586 | select CPU_R3K_TLB |
ed5ba2fb | 1587 | select CPU_SUPPORTS_32BIT_KERNEL |
797798c1 | 1588 | select CPU_SUPPORTS_HIGHMEM |
1da177e4 LT |
1589 | help |
1590 | Please make sure to pick the right CPU type. Linux/MIPS is not | |
1591 | designed to be generic, i.e. Kernels compiled for R3000 CPUs will | |
1592 | *not* work on R4000 machines and vice versa. However, since most | |
1593 | of the supported machines have an R4000 (or similar) CPU, R4x00 | |
1594 | might be a safe bet. If the resulting kernel does not work, | |
1595 | try to recompile with R3000. | |
1596 | ||
1597 | config CPU_TX39XX | |
1598 | bool "R39XX" | |
7cf8053b | 1599 | depends on SYS_HAS_CPU_TX39XX |
ed5ba2fb | 1600 | select CPU_SUPPORTS_32BIT_KERNEL |
932afdee | 1601 | select CPU_HAS_LOAD_STORE_LR |
54746829 | 1602 | select CPU_R3K_TLB |
1da177e4 LT |
1603 | |
1604 | config CPU_VR41XX | |
1605 | bool "R41xx" | |
7cf8053b | 1606 | depends on SYS_HAS_CPU_VR41XX |
ed5ba2fb YY |
1607 | select CPU_SUPPORTS_32BIT_KERNEL |
1608 | select CPU_SUPPORTS_64BIT_KERNEL | |
932afdee | 1609 | select CPU_HAS_LOAD_STORE_LR |
1da177e4 | 1610 | help |
5e83d430 | 1611 | The options selects support for the NEC VR4100 series of processors. |
1da177e4 LT |
1612 | Only choose this option if you have one of these processors as a |
1613 | kernel built with this option will not run on any other type of | |
1614 | processor or vice versa. | |
1615 | ||
1da177e4 LT |
1616 | config CPU_R4X00 |
1617 | bool "R4x00" | |
7cf8053b | 1618 | depends on SYS_HAS_CPU_R4X00 |
ed5ba2fb YY |
1619 | select CPU_SUPPORTS_32BIT_KERNEL |
1620 | select CPU_SUPPORTS_64BIT_KERNEL | |
970d032f | 1621 | select CPU_SUPPORTS_HUGEPAGES |
932afdee | 1622 | select CPU_HAS_LOAD_STORE_LR |
1da177e4 LT |
1623 | help |
1624 | MIPS Technologies R4000-series processors other than 4300, including | |
1625 | the R4000, R4400, R4600, and 4700. | |
1626 | ||
1627 | config CPU_TX49XX | |
1628 | bool "R49XX" | |
7cf8053b | 1629 | depends on SYS_HAS_CPU_TX49XX |
de862b48 | 1630 | select CPU_HAS_PREFETCH |
932afdee | 1631 | select CPU_HAS_LOAD_STORE_LR |
ed5ba2fb YY |
1632 | select CPU_SUPPORTS_32BIT_KERNEL |
1633 | select CPU_SUPPORTS_64BIT_KERNEL | |
970d032f | 1634 | select CPU_SUPPORTS_HUGEPAGES |
1da177e4 LT |
1635 | |
1636 | config CPU_R5000 | |
1637 | bool "R5000" | |
7cf8053b | 1638 | depends on SYS_HAS_CPU_R5000 |
ed5ba2fb YY |
1639 | select CPU_SUPPORTS_32BIT_KERNEL |
1640 | select CPU_SUPPORTS_64BIT_KERNEL | |
970d032f | 1641 | select CPU_SUPPORTS_HUGEPAGES |
932afdee | 1642 | select CPU_HAS_LOAD_STORE_LR |
1da177e4 LT |
1643 | help |
1644 | MIPS Technologies R5000-series processors other than the Nevada. | |
1645 | ||
542c1020 SK |
1646 | config CPU_R5500 |
1647 | bool "R5500" | |
1648 | depends on SYS_HAS_CPU_R5500 | |
542c1020 SK |
1649 | select CPU_SUPPORTS_32BIT_KERNEL |
1650 | select CPU_SUPPORTS_64BIT_KERNEL | |
9cffd154 | 1651 | select CPU_SUPPORTS_HUGEPAGES |
932afdee | 1652 | select CPU_HAS_LOAD_STORE_LR |
542c1020 SK |
1653 | help |
1654 | NEC VR5500 and VR5500A series processors implement 64-bit MIPS IV | |
1655 | instruction set. | |
1656 | ||
1da177e4 LT |
1657 | config CPU_NEVADA |
1658 | bool "RM52xx" | |
7cf8053b | 1659 | depends on SYS_HAS_CPU_NEVADA |
ed5ba2fb YY |
1660 | select CPU_SUPPORTS_32BIT_KERNEL |
1661 | select CPU_SUPPORTS_64BIT_KERNEL | |
970d032f | 1662 | select CPU_SUPPORTS_HUGEPAGES |
932afdee | 1663 | select CPU_HAS_LOAD_STORE_LR |
1da177e4 LT |
1664 | help |
1665 | QED / PMC-Sierra RM52xx-series ("Nevada") processors. | |
1666 | ||
1da177e4 LT |
1667 | config CPU_R10000 |
1668 | bool "R10000" | |
7cf8053b | 1669 | depends on SYS_HAS_CPU_R10000 |
5e83d430 | 1670 | select CPU_HAS_PREFETCH |
932afdee | 1671 | select CPU_HAS_LOAD_STORE_LR |
ed5ba2fb YY |
1672 | select CPU_SUPPORTS_32BIT_KERNEL |
1673 | select CPU_SUPPORTS_64BIT_KERNEL | |
797798c1 | 1674 | select CPU_SUPPORTS_HIGHMEM |
970d032f | 1675 | select CPU_SUPPORTS_HUGEPAGES |
1da177e4 LT |
1676 | help |
1677 | MIPS Technologies R10000-series processors. | |
1678 | ||
1679 | config CPU_RM7000 | |
1680 | bool "RM7000" | |
7cf8053b | 1681 | depends on SYS_HAS_CPU_RM7000 |
5e83d430 | 1682 | select CPU_HAS_PREFETCH |
932afdee | 1683 | select CPU_HAS_LOAD_STORE_LR |
ed5ba2fb YY |
1684 | select CPU_SUPPORTS_32BIT_KERNEL |
1685 | select CPU_SUPPORTS_64BIT_KERNEL | |
797798c1 | 1686 | select CPU_SUPPORTS_HIGHMEM |
970d032f | 1687 | select CPU_SUPPORTS_HUGEPAGES |
1da177e4 LT |
1688 | |
1689 | config CPU_SB1 | |
1690 | bool "SB1" | |
7cf8053b | 1691 | depends on SYS_HAS_CPU_SB1 |
932afdee | 1692 | select CPU_HAS_LOAD_STORE_LR |
ed5ba2fb YY |
1693 | select CPU_SUPPORTS_32BIT_KERNEL |
1694 | select CPU_SUPPORTS_64BIT_KERNEL | |
797798c1 | 1695 | select CPU_SUPPORTS_HIGHMEM |
970d032f | 1696 | select CPU_SUPPORTS_HUGEPAGES |
0004a9df | 1697 | select WEAK_ORDERING |
1da177e4 | 1698 | |
a86c7f72 DD |
1699 | config CPU_CAVIUM_OCTEON |
1700 | bool "Cavium Octeon processor" | |
5e683389 | 1701 | depends on SYS_HAS_CPU_CAVIUM_OCTEON |
a86c7f72 | 1702 | select CPU_HAS_PREFETCH |
932afdee | 1703 | select CPU_HAS_LOAD_STORE_LR |
a86c7f72 | 1704 | select CPU_SUPPORTS_64BIT_KERNEL |
a86c7f72 | 1705 | select WEAK_ORDERING |
a86c7f72 | 1706 | select CPU_SUPPORTS_HIGHMEM |
9cffd154 | 1707 | select CPU_SUPPORTS_HUGEPAGES |
df115f3e BH |
1708 | select USB_EHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN |
1709 | select USB_OHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN | |
930beb5a | 1710 | select MIPS_L1_CACHE_SHIFT_7 |
0ae3abcd | 1711 | select HAVE_KVM |
a86c7f72 DD |
1712 | help |
1713 | The Cavium Octeon processor is a highly integrated chip containing | |
1714 | many ethernet hardware widgets for networking tasks. The processor | |
1715 | can have up to 16 Mips64v2 cores and 8 integrated gigabit ethernets. | |
1716 | Full details can be found at http://www.caviumnetworks.com. | |
1717 | ||
cd746249 JG |
1718 | config CPU_BMIPS |
1719 | bool "Broadcom BMIPS" | |
1720 | depends on SYS_HAS_CPU_BMIPS | |
1721 | select CPU_MIPS32 | |
fe7f62c0 | 1722 | select CPU_BMIPS32_3300 if SYS_HAS_CPU_BMIPS32_3300 |
cd746249 JG |
1723 | select CPU_BMIPS4350 if SYS_HAS_CPU_BMIPS4350 |
1724 | select CPU_BMIPS4380 if SYS_HAS_CPU_BMIPS4380 | |
1725 | select CPU_BMIPS5000 if SYS_HAS_CPU_BMIPS5000 | |
1726 | select CPU_SUPPORTS_32BIT_KERNEL | |
1727 | select DMA_NONCOHERENT | |
67e38cf2 | 1728 | select IRQ_MIPS_CPU |
cd746249 JG |
1729 | select SWAP_IO_SPACE |
1730 | select WEAK_ORDERING | |
c1c0c461 | 1731 | select CPU_SUPPORTS_HIGHMEM |
69aaf9c8 | 1732 | select CPU_HAS_PREFETCH |
932afdee | 1733 | select CPU_HAS_LOAD_STORE_LR |
a8d709b0 MM |
1734 | select CPU_SUPPORTS_CPUFREQ |
1735 | select MIPS_EXTERNAL_TIMER | |
c1c0c461 | 1736 | help |
fe7f62c0 | 1737 | Support for BMIPS32/3300/4350/4380 and BMIPS5000 processors. |
c1c0c461 | 1738 | |
7f058e85 J |
1739 | config CPU_XLR |
1740 | bool "Netlogic XLR SoC" | |
1741 | depends on SYS_HAS_CPU_XLR | |
932afdee | 1742 | select CPU_HAS_LOAD_STORE_LR |
7f058e85 J |
1743 | select CPU_SUPPORTS_32BIT_KERNEL |
1744 | select CPU_SUPPORTS_64BIT_KERNEL | |
1745 | select CPU_SUPPORTS_HIGHMEM | |
970d032f | 1746 | select CPU_SUPPORTS_HUGEPAGES |
7f058e85 J |
1747 | select WEAK_ORDERING |
1748 | select WEAK_REORDERING_BEYOND_LLSC | |
7f058e85 J |
1749 | help |
1750 | Netlogic Microsystems XLR/XLS processors. | |
1c773ea4 J |
1751 | |
1752 | config CPU_XLP | |
1753 | bool "Netlogic XLP SoC" | |
1754 | depends on SYS_HAS_CPU_XLP | |
1755 | select CPU_SUPPORTS_32BIT_KERNEL | |
1756 | select CPU_SUPPORTS_64BIT_KERNEL | |
1757 | select CPU_SUPPORTS_HIGHMEM | |
1c773ea4 J |
1758 | select WEAK_ORDERING |
1759 | select WEAK_REORDERING_BEYOND_LLSC | |
1760 | select CPU_HAS_PREFETCH | |
932afdee | 1761 | select CPU_HAS_LOAD_STORE_LR |
d6504846 | 1762 | select CPU_MIPSR2 |
ddba6833 | 1763 | select CPU_SUPPORTS_HUGEPAGES |
2db003a5 | 1764 | select MIPS_ASID_BITS_VARIABLE |
1c773ea4 J |
1765 | help |
1766 | Netlogic Microsystems XLP processors. | |
1da177e4 LT |
1767 | endchoice |
1768 | ||
a6e18781 LY |
1769 | config CPU_MIPS32_3_5_FEATURES |
1770 | bool "MIPS32 Release 3.5 Features" | |
1771 | depends on SYS_HAS_CPU_MIPS32_R3_5 | |
7fd08ca5 | 1772 | depends on CPU_MIPS32_R2 || CPU_MIPS32_R6 |
a6e18781 LY |
1773 | help |
1774 | Choose this option to build a kernel for release 2 or later of the | |
1775 | MIPS32 architecture including features from the 3.5 release such as | |
1776 | support for Enhanced Virtual Addressing (EVA). | |
1777 | ||
1778 | config CPU_MIPS32_3_5_EVA | |
1779 | bool "Enhanced Virtual Addressing (EVA)" | |
1780 | depends on CPU_MIPS32_3_5_FEATURES | |
1781 | select EVA | |
1782 | default y | |
1783 | help | |
1784 | Choose this option if you want to enable the Enhanced Virtual | |
1785 | Addressing (EVA) on your MIPS32 core (such as proAptiv). | |
1786 | One of its primary benefits is an increase in the maximum size | |
1787 | of lowmem (up to 3GB). If unsure, say 'N' here. | |
1788 | ||
c5b36783 SH |
1789 | config CPU_MIPS32_R5_FEATURES |
1790 | bool "MIPS32 Release 5 Features" | |
1791 | depends on SYS_HAS_CPU_MIPS32_R5 | |
1792 | depends on CPU_MIPS32_R2 | |
1793 | help | |
1794 | Choose this option to build a kernel for release 2 or later of the | |
1795 | MIPS32 architecture including features from release 5 such as | |
1796 | support for Extended Physical Addressing (XPA). | |
1797 | ||
1798 | config CPU_MIPS32_R5_XPA | |
1799 | bool "Extended Physical Addressing (XPA)" | |
1800 | depends on CPU_MIPS32_R5_FEATURES | |
1801 | depends on !EVA | |
1802 | depends on !PAGE_SIZE_4KB | |
1803 | depends on SYS_SUPPORTS_HIGHMEM | |
1804 | select XPA | |
1805 | select HIGHMEM | |
d4a451d5 | 1806 | select PHYS_ADDR_T_64BIT |
c5b36783 SH |
1807 | default n |
1808 | help | |
1809 | Choose this option if you want to enable the Extended Physical | |
1810 | Addressing (XPA) on your MIPS32 core (such as P5600 series). The | |
1811 | benefit is to increase physical addressing equal to or greater | |
1812 | than 40 bits. Note that this has the side effect of turning on | |
1813 | 64-bit addressing which in turn makes the PTEs 64-bit in size. | |
1814 | If unsure, say 'N' here. | |
1815 | ||
622844bf WZ |
1816 | if CPU_LOONGSON2F |
1817 | config CPU_NOP_WORKAROUNDS | |
1818 | bool | |
1819 | ||
1820 | config CPU_JUMP_WORKAROUNDS | |
1821 | bool | |
1822 | ||
1823 | config CPU_LOONGSON2F_WORKAROUNDS | |
1824 | bool "Loongson 2F Workarounds" | |
1825 | default y | |
1826 | select CPU_NOP_WORKAROUNDS | |
1827 | select CPU_JUMP_WORKAROUNDS | |
1828 | help | |
1829 | Loongson 2F01 / 2F02 processors have the NOP & JUMP issues which | |
1830 | require workarounds. Without workarounds the system may hang | |
1831 | unexpectedly. For more information please refer to the gas | |
1832 | -mfix-loongson2f-nop and -mfix-loongson2f-jump options. | |
1833 | ||
1834 | Loongson 2F03 and later have fixed these issues and no workarounds | |
1835 | are needed. The workarounds have no significant side effect on them | |
1836 | but may decrease the performance of the system so this option should | |
1837 | be disabled unless the kernel is intended to be run on 2F01 or 2F02 | |
1838 | systems. | |
1839 | ||
1840 | If unsure, please say Y. | |
1841 | endif # CPU_LOONGSON2F | |
1842 | ||
1b93b3c3 WZ |
1843 | config SYS_SUPPORTS_ZBOOT |
1844 | bool | |
1845 | select HAVE_KERNEL_GZIP | |
1846 | select HAVE_KERNEL_BZIP2 | |
31c4867d | 1847 | select HAVE_KERNEL_LZ4 |
1b93b3c3 | 1848 | select HAVE_KERNEL_LZMA |
fe1d45e0 | 1849 | select HAVE_KERNEL_LZO |
4e23eb63 | 1850 | select HAVE_KERNEL_XZ |
1b93b3c3 WZ |
1851 | |
1852 | config SYS_SUPPORTS_ZBOOT_UART16550 | |
1853 | bool | |
1854 | select SYS_SUPPORTS_ZBOOT | |
1855 | ||
dbb98314 AB |
1856 | config SYS_SUPPORTS_ZBOOT_UART_PROM |
1857 | bool | |
1858 | select SYS_SUPPORTS_ZBOOT | |
1859 | ||
3702bba5 WZ |
1860 | config CPU_LOONGSON2 |
1861 | bool | |
1862 | select CPU_SUPPORTS_32BIT_KERNEL | |
1863 | select CPU_SUPPORTS_64BIT_KERNEL | |
1864 | select CPU_SUPPORTS_HIGHMEM | |
970d032f | 1865 | select CPU_SUPPORTS_HUGEPAGES |
e905086e | 1866 | select ARCH_HAS_PHYS_TO_DMA |
932afdee | 1867 | select CPU_HAS_LOAD_STORE_LR |
3702bba5 | 1868 | |
ca585cf9 KC |
1869 | config CPU_LOONGSON1 |
1870 | bool | |
1871 | select CPU_MIPS32 | |
7e280f6b | 1872 | select CPU_MIPSR2 |
ca585cf9 | 1873 | select CPU_HAS_PREFETCH |
932afdee | 1874 | select CPU_HAS_LOAD_STORE_LR |
ca585cf9 KC |
1875 | select CPU_SUPPORTS_32BIT_KERNEL |
1876 | select CPU_SUPPORTS_HIGHMEM | |
f29ad10d | 1877 | select CPU_SUPPORTS_CPUFREQ |
ca585cf9 | 1878 | |
fe7f62c0 | 1879 | config CPU_BMIPS32_3300 |
04fa8bf7 | 1880 | select SMP_UP if SMP |
1bbb6c1b | 1881 | bool |
cd746249 JG |
1882 | |
1883 | config CPU_BMIPS4350 | |
1884 | bool | |
1885 | select SYS_SUPPORTS_SMP | |
1886 | select SYS_SUPPORTS_HOTPLUG_CPU | |
1887 | ||
1888 | config CPU_BMIPS4380 | |
1889 | bool | |
bbf2ba67 | 1890 | select MIPS_L1_CACHE_SHIFT_6 |
cd746249 JG |
1891 | select SYS_SUPPORTS_SMP |
1892 | select SYS_SUPPORTS_HOTPLUG_CPU | |
b4720809 | 1893 | select CPU_HAS_RIXI |
cd746249 JG |
1894 | |
1895 | config CPU_BMIPS5000 | |
1896 | bool | |
cd746249 | 1897 | select MIPS_CPU_SCACHE |
bbf2ba67 | 1898 | select MIPS_L1_CACHE_SHIFT_7 |
cd746249 JG |
1899 | select SYS_SUPPORTS_SMP |
1900 | select SYS_SUPPORTS_HOTPLUG_CPU | |
b4720809 | 1901 | select CPU_HAS_RIXI |
1bbb6c1b | 1902 | |
0e476d91 HC |
1903 | config SYS_HAS_CPU_LOONGSON3 |
1904 | bool | |
1905 | select CPU_SUPPORTS_CPUFREQ | |
b2edcfc8 | 1906 | select CPU_HAS_RIXI |
0e476d91 | 1907 | |
3702bba5 | 1908 | config SYS_HAS_CPU_LOONGSON2E |
2a21c730 FZ |
1909 | bool |
1910 | ||
6f7a251a WZ |
1911 | config SYS_HAS_CPU_LOONGSON2F |
1912 | bool | |
55045ff5 WZ |
1913 | select CPU_SUPPORTS_CPUFREQ |
1914 | select CPU_SUPPORTS_ADDRWINCFG if 64BIT | |
22f1fdfd | 1915 | select CPU_SUPPORTS_UNCACHED_ACCELERATED |
6f7a251a | 1916 | |
ca585cf9 KC |
1917 | config SYS_HAS_CPU_LOONGSON1B |
1918 | bool | |
1919 | ||
12e3280b YL |
1920 | config SYS_HAS_CPU_LOONGSON1C |
1921 | bool | |
1922 | ||
7cf8053b RB |
1923 | config SYS_HAS_CPU_MIPS32_R1 |
1924 | bool | |
1925 | ||
1926 | config SYS_HAS_CPU_MIPS32_R2 | |
1927 | bool | |
1928 | ||
a6e18781 LY |
1929 | config SYS_HAS_CPU_MIPS32_R3_5 |
1930 | bool | |
1931 | ||
c5b36783 SH |
1932 | config SYS_HAS_CPU_MIPS32_R5 |
1933 | bool | |
9ae1f262 | 1934 | select ARCH_HAS_SYNC_DMA_FOR_CPU if DMA_NONCOHERENT |
c5b36783 | 1935 | |
7fd08ca5 LY |
1936 | config SYS_HAS_CPU_MIPS32_R6 |
1937 | bool | |
9ae1f262 | 1938 | select ARCH_HAS_SYNC_DMA_FOR_CPU if DMA_NONCOHERENT |
7fd08ca5 | 1939 | |
7cf8053b RB |
1940 | config SYS_HAS_CPU_MIPS64_R1 |
1941 | bool | |
1942 | ||
1943 | config SYS_HAS_CPU_MIPS64_R2 | |
1944 | bool | |
1945 | ||
7fd08ca5 LY |
1946 | config SYS_HAS_CPU_MIPS64_R6 |
1947 | bool | |
9ae1f262 | 1948 | select ARCH_HAS_SYNC_DMA_FOR_CPU if DMA_NONCOHERENT |
7fd08ca5 | 1949 | |
7cf8053b RB |
1950 | config SYS_HAS_CPU_R3000 |
1951 | bool | |
1952 | ||
1953 | config SYS_HAS_CPU_TX39XX | |
1954 | bool | |
1955 | ||
1956 | config SYS_HAS_CPU_VR41XX | |
1957 | bool | |
1958 | ||
7cf8053b RB |
1959 | config SYS_HAS_CPU_R4X00 |
1960 | bool | |
1961 | ||
1962 | config SYS_HAS_CPU_TX49XX | |
1963 | bool | |
1964 | ||
1965 | config SYS_HAS_CPU_R5000 | |
1966 | bool | |
1967 | ||
542c1020 SK |
1968 | config SYS_HAS_CPU_R5500 |
1969 | bool | |
1970 | ||
7cf8053b RB |
1971 | config SYS_HAS_CPU_NEVADA |
1972 | bool | |
1973 | ||
7cf8053b RB |
1974 | config SYS_HAS_CPU_R10000 |
1975 | bool | |
9ae1f262 | 1976 | select ARCH_HAS_SYNC_DMA_FOR_CPU if DMA_NONCOHERENT |
7cf8053b RB |
1977 | |
1978 | config SYS_HAS_CPU_RM7000 | |
1979 | bool | |
1980 | ||
7cf8053b RB |
1981 | config SYS_HAS_CPU_SB1 |
1982 | bool | |
1983 | ||
5e683389 DD |
1984 | config SYS_HAS_CPU_CAVIUM_OCTEON |
1985 | bool | |
1986 | ||
cd746249 | 1987 | config SYS_HAS_CPU_BMIPS |
c1c0c461 KC |
1988 | bool |
1989 | ||
fe7f62c0 | 1990 | config SYS_HAS_CPU_BMIPS32_3300 |
c1c0c461 | 1991 | bool |
cd746249 | 1992 | select SYS_HAS_CPU_BMIPS |
c1c0c461 KC |
1993 | |
1994 | config SYS_HAS_CPU_BMIPS4350 | |
1995 | bool | |
cd746249 | 1996 | select SYS_HAS_CPU_BMIPS |
c1c0c461 KC |
1997 | |
1998 | config SYS_HAS_CPU_BMIPS4380 | |
1999 | bool | |
cd746249 | 2000 | select SYS_HAS_CPU_BMIPS |
c1c0c461 KC |
2001 | |
2002 | config SYS_HAS_CPU_BMIPS5000 | |
2003 | bool | |
cd746249 | 2004 | select SYS_HAS_CPU_BMIPS |
f263f2a2 | 2005 | select ARCH_HAS_SYNC_DMA_FOR_CPU |
c1c0c461 | 2006 | |
7f058e85 J |
2007 | config SYS_HAS_CPU_XLR |
2008 | bool | |
2009 | ||
1c773ea4 J |
2010 | config SYS_HAS_CPU_XLP |
2011 | bool | |
2012 | ||
17099b11 RB |
2013 | # |
2014 | # CPU may reorder R->R, R->W, W->R, W->W | |
2015 | # Reordering beyond LL and SC is handled in WEAK_REORDERING_BEYOND_LLSC | |
2016 | # | |
0004a9df RB |
2017 | config WEAK_ORDERING |
2018 | bool | |
17099b11 RB |
2019 | |
2020 | # | |
2021 | # CPU may reorder reads and writes beyond LL/SC | |
2022 | # CPU may reorder R->LL, R->LL, W->LL, W->LL, R->SC, R->SC, W->SC, W->SC | |
2023 | # | |
2024 | config WEAK_REORDERING_BEYOND_LLSC | |
2025 | bool | |
5e83d430 RB |
2026 | endmenu |
2027 | ||
2028 | # | |
c09b47d8 | 2029 | # These two indicate any level of the MIPS32 and MIPS64 architecture |
5e83d430 RB |
2030 | # |
2031 | config CPU_MIPS32 | |
2032 | bool | |
7fd08ca5 | 2033 | default y if CPU_MIPS32_R1 || CPU_MIPS32_R2 || CPU_MIPS32_R6 |
5e83d430 RB |
2034 | |
2035 | config CPU_MIPS64 | |
2036 | bool | |
7fd08ca5 | 2037 | default y if CPU_MIPS64_R1 || CPU_MIPS64_R2 || CPU_MIPS64_R6 |
5e83d430 RB |
2038 | |
2039 | # | |
57eeaced | 2040 | # These indicate the revision of the architecture |
5e83d430 RB |
2041 | # |
2042 | config CPU_MIPSR1 | |
2043 | bool | |
2044 | default y if CPU_MIPS32_R1 || CPU_MIPS64_R1 | |
2045 | ||
2046 | config CPU_MIPSR2 | |
2047 | bool | |
a86c7f72 | 2048 | default y if CPU_MIPS32_R2 || CPU_MIPS64_R2 || CPU_CAVIUM_OCTEON |
8256b17e | 2049 | select CPU_HAS_RIXI |
a7e07b1a | 2050 | select MIPS_SPRAM |
5e83d430 | 2051 | |
7fd08ca5 LY |
2052 | config CPU_MIPSR6 |
2053 | bool | |
2054 | default y if CPU_MIPS32_R6 || CPU_MIPS64_R6 | |
8256b17e | 2055 | select CPU_HAS_RIXI |
87321fdd | 2056 | select HAVE_ARCH_BITREVERSE |
2db003a5 | 2057 | select MIPS_ASID_BITS_VARIABLE |
4a5dc51e | 2058 | select MIPS_CRC_SUPPORT |
a7e07b1a | 2059 | select MIPS_SPRAM |
5e83d430 | 2060 | |
57eeaced PB |
2061 | config TARGET_ISA_REV |
2062 | int | |
2063 | default 1 if CPU_MIPSR1 | |
2064 | default 2 if CPU_MIPSR2 | |
2065 | default 6 if CPU_MIPSR6 | |
2066 | default 0 | |
2067 | help | |
2068 | Reflects the ISA revision being targeted by the kernel build. This | |
2069 | is effectively the Kconfig equivalent of MIPS_ISA_REV. | |
2070 | ||
a6e18781 LY |
2071 | config EVA |
2072 | bool | |
2073 | ||
c5b36783 SH |
2074 | config XPA |
2075 | bool | |
2076 | ||
5e83d430 RB |
2077 | config SYS_SUPPORTS_32BIT_KERNEL |
2078 | bool | |
2079 | config SYS_SUPPORTS_64BIT_KERNEL | |
2080 | bool | |
2081 | config CPU_SUPPORTS_32BIT_KERNEL | |
2082 | bool | |
2083 | config CPU_SUPPORTS_64BIT_KERNEL | |
2084 | bool | |
55045ff5 WZ |
2085 | config CPU_SUPPORTS_CPUFREQ |
2086 | bool | |
2087 | config CPU_SUPPORTS_ADDRWINCFG | |
2088 | bool | |
9cffd154 DD |
2089 | config CPU_SUPPORTS_HUGEPAGES |
2090 | bool | |
171543e7 | 2091 | depends on !(32BIT && (ARCH_PHYS_ADDR_T_64BIT || EVA)) |
22f1fdfd WZ |
2092 | config CPU_SUPPORTS_UNCACHED_ACCELERATED |
2093 | bool | |
82622284 DD |
2094 | config MIPS_PGD_C0_CONTEXT |
2095 | bool | |
cebf8c0f | 2096 | default y if 64BIT && (CPU_MIPSR2 || CPU_MIPSR6) && !CPU_XLP |
5e83d430 | 2097 | |
8192c9ea DD |
2098 | # |
2099 | # Set to y for ptrace access to watch registers. | |
2100 | # | |
2101 | config HARDWARE_WATCHPOINTS | |
371a4151 EWI |
2102 | bool |
2103 | default y if CPU_MIPSR1 || CPU_MIPSR2 || CPU_MIPSR6 | |
8192c9ea | 2104 | |
5e83d430 RB |
2105 | menu "Kernel type" |
2106 | ||
2107 | choice | |
5e83d430 RB |
2108 | prompt "Kernel code model" |
2109 | help | |
2110 | You should only select this option if you have a workload that | |
2111 | actually benefits from 64-bit processing or if your machine has | |
2112 | large memory. You will only be presented a single option in this | |
2113 | menu if your system does not support both 32-bit and 64-bit kernels. | |
2114 | ||
2115 | config 32BIT | |
2116 | bool "32-bit kernel" | |
2117 | depends on CPU_SUPPORTS_32BIT_KERNEL && SYS_SUPPORTS_32BIT_KERNEL | |
2118 | select TRAD_SIGNALS | |
2119 | help | |
2120 | Select this option if you want to build a 32-bit kernel. | |
f17c4ca3 | 2121 | |
5e83d430 RB |
2122 | config 64BIT |
2123 | bool "64-bit kernel" | |
2124 | depends on CPU_SUPPORTS_64BIT_KERNEL && SYS_SUPPORTS_64BIT_KERNEL | |
2125 | help | |
2126 | Select this option if you want to build a 64-bit kernel. | |
2127 | ||
2128 | endchoice | |
2129 | ||
2235a54d SL |
2130 | config KVM_GUEST |
2131 | bool "KVM Guest Kernel" | |
f2a5b1d7 | 2132 | depends on BROKEN_ON_SMP |
2235a54d | 2133 | help |
caa1faa7 JH |
2134 | Select this option if building a guest kernel for KVM (Trap & Emulate) |
2135 | mode. | |
2235a54d | 2136 | |
eda3d33c JH |
2137 | config KVM_GUEST_TIMER_FREQ |
2138 | int "Count/Compare Timer Frequency (MHz)" | |
2235a54d | 2139 | depends on KVM_GUEST |
eda3d33c | 2140 | default 100 |
2235a54d | 2141 | help |
eda3d33c JH |
2142 | Set this to non-zero if building a guest kernel for KVM to skip RTC |
2143 | emulation when determining guest CPU Frequency. Instead, the guest's | |
2144 | timer frequency is specified directly. | |
2235a54d | 2145 | |
1e321fa9 LY |
2146 | config MIPS_VA_BITS_48 |
2147 | bool "48 bits virtual memory" | |
2148 | depends on 64BIT | |
2149 | help | |
3377e227 AB |
2150 | Support a maximum at least 48 bits of application virtual |
2151 | memory. Default is 40 bits or less, depending on the CPU. | |
2152 | For page sizes 16k and above, this option results in a small | |
2153 | memory overhead for page tables. For 4k page size, a fourth | |
2154 | level of page tables is added which imposes both a memory | |
2155 | overhead as well as slower TLB fault handling. | |
2156 | ||
1e321fa9 LY |
2157 | If unsure, say N. |
2158 | ||
1da177e4 LT |
2159 | choice |
2160 | prompt "Kernel page size" | |
2161 | default PAGE_SIZE_4KB | |
2162 | ||
2163 | config PAGE_SIZE_4KB | |
2164 | bool "4kB" | |
0e476d91 | 2165 | depends on !CPU_LOONGSON2 && !CPU_LOONGSON3 |
1da177e4 | 2166 | help |
371a4151 EWI |
2167 | This option select the standard 4kB Linux page size. On some |
2168 | R3000-family processors this is the only available page size. Using | |
2169 | 4kB page size will minimize memory consumption and is therefore | |
2170 | recommended for low memory systems. | |
1da177e4 LT |
2171 | |
2172 | config PAGE_SIZE_8KB | |
2173 | bool "8kB" | |
c2aeaaea | 2174 | depends on CPU_CAVIUM_OCTEON |
1e321fa9 | 2175 | depends on !MIPS_VA_BITS_48 |
1da177e4 LT |
2176 | help |
2177 | Using 8kB page size will result in higher performance kernel at | |
2178 | the price of higher memory consumption. This option is available | |
c2aeaaea PB |
2179 | only on cnMIPS processors. Note that you will need a suitable Linux |
2180 | distribution to support this. | |
1da177e4 LT |
2181 | |
2182 | config PAGE_SIZE_16KB | |
2183 | bool "16kB" | |
714bfad6 | 2184 | depends on !CPU_R3000 && !CPU_TX39XX |
1da177e4 LT |
2185 | help |
2186 | Using 16kB page size will result in higher performance kernel at | |
2187 | the price of higher memory consumption. This option is available on | |
714bfad6 RB |
2188 | all non-R3000 family processors. Note that you will need a suitable |
2189 | Linux distribution to support this. | |
1da177e4 | 2190 | |
c52399be RB |
2191 | config PAGE_SIZE_32KB |
2192 | bool "32kB" | |
2193 | depends on CPU_CAVIUM_OCTEON | |
1e321fa9 | 2194 | depends on !MIPS_VA_BITS_48 |
c52399be RB |
2195 | help |
2196 | Using 32kB page size will result in higher performance kernel at | |
2197 | the price of higher memory consumption. This option is available | |
2198 | only on cnMIPS cores. Note that you will need a suitable Linux | |
2199 | distribution to support this. | |
2200 | ||
1da177e4 LT |
2201 | config PAGE_SIZE_64KB |
2202 | bool "64kB" | |
3b2db173 | 2203 | depends on !CPU_R3000 && !CPU_TX39XX |
1da177e4 LT |
2204 | help |
2205 | Using 64kB page size will result in higher performance kernel at | |
2206 | the price of higher memory consumption. This option is available on | |
2207 | all non-R3000 family processor. Not that at the time of this | |
714bfad6 | 2208 | writing this option is still high experimental. |
1da177e4 LT |
2209 | |
2210 | endchoice | |
2211 | ||
c9bace7c DD |
2212 | config FORCE_MAX_ZONEORDER |
2213 | int "Maximum zone order" | |
e4362d1e AS |
2214 | range 14 64 if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_64KB |
2215 | default "14" if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_64KB | |
2216 | range 13 64 if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_32KB | |
2217 | default "13" if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_32KB | |
2218 | range 12 64 if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_16KB | |
2219 | default "12" if MIPS_HUGE_TLB_SUPPORT && PAGE_SIZE_16KB | |
c9bace7c DD |
2220 | range 11 64 |
2221 | default "11" | |
2222 | help | |
2223 | The kernel memory allocator divides physically contiguous memory | |
2224 | blocks into "zones", where each zone is a power of two number of | |
2225 | pages. This option selects the largest power of two that the kernel | |
2226 | keeps in the memory allocator. If you need to allocate very large | |
2227 | blocks of physically contiguous memory, then you may need to | |
2228 | increase this value. | |
2229 | ||
2230 | This config option is actually maximum order plus one. For example, | |
2231 | a value of 11 means that the largest free memory block is 2^10 pages. | |
2232 | ||
2233 | The page size is not necessarily 4KB. Keep this in mind | |
2234 | when choosing a value for this option. | |
2235 | ||
1da177e4 LT |
2236 | config BOARD_SCACHE |
2237 | bool | |
2238 | ||
2239 | config IP22_CPU_SCACHE | |
2240 | bool | |
2241 | select BOARD_SCACHE | |
2242 | ||
9318c51a CD |
2243 | # |
2244 | # Support for a MIPS32 / MIPS64 style S-caches | |
2245 | # | |
2246 | config MIPS_CPU_SCACHE | |
2247 | bool | |
2248 | select BOARD_SCACHE | |
2249 | ||
1da177e4 LT |
2250 | config R5000_CPU_SCACHE |
2251 | bool | |
2252 | select BOARD_SCACHE | |
2253 | ||
2254 | config RM7000_CPU_SCACHE | |
2255 | bool | |
2256 | select BOARD_SCACHE | |
2257 | ||
2258 | config SIBYTE_DMA_PAGEOPS | |
2259 | bool "Use DMA to clear/copy pages" | |
2260 | depends on CPU_SB1 | |
2261 | help | |
2262 | Instead of using the CPU to zero and copy pages, use a Data Mover | |
2263 | channel. These DMA channels are otherwise unused by the standard | |
2264 | SiByte Linux port. Seems to give a small performance benefit. | |
2265 | ||
2266 | config CPU_HAS_PREFETCH | |
c8094b53 | 2267 | bool |
1da177e4 | 2268 | |
3165c846 FF |
2269 | config CPU_GENERIC_DUMP_TLB |
2270 | bool | |
c2aeaaea | 2271 | default y if !(CPU_R3000 || CPU_TX39XX) |
3165c846 | 2272 | |
c92e47e5 | 2273 | config MIPS_FP_SUPPORT |
183b40f9 PB |
2274 | bool "Floating Point support" if EXPERT |
2275 | default y | |
2276 | help | |
2277 | Select y to include support for floating point in the kernel | |
2278 | including initialization of FPU hardware, FP context save & restore | |
2279 | and emulation of an FPU where necessary. Without this support any | |
2280 | userland program attempting to use floating point instructions will | |
2281 | receive a SIGILL. | |
2282 | ||
2283 | If you know that your userland will not attempt to use floating point | |
2284 | instructions then you can say n here to shrink the kernel a little. | |
2285 | ||
2286 | If unsure, say y. | |
c92e47e5 | 2287 | |
97f7dcbf PB |
2288 | config CPU_R2300_FPU |
2289 | bool | |
c92e47e5 | 2290 | depends on MIPS_FP_SUPPORT |
97f7dcbf PB |
2291 | default y if CPU_R3000 || CPU_TX39XX |
2292 | ||
54746829 PB |
2293 | config CPU_R3K_TLB |
2294 | bool | |
2295 | ||
91405eb6 FF |
2296 | config CPU_R4K_FPU |
2297 | bool | |
c92e47e5 | 2298 | depends on MIPS_FP_SUPPORT |
97f7dcbf | 2299 | default y if !CPU_R2300_FPU |
91405eb6 | 2300 | |
62cedc4f FF |
2301 | config CPU_R4K_CACHE_TLB |
2302 | bool | |
54746829 | 2303 | default y if !(CPU_R3K_TLB || CPU_SB1 || CPU_CAVIUM_OCTEON) |
62cedc4f | 2304 | |
59d6ab86 | 2305 | config MIPS_MT_SMP |
a92b7f87 | 2306 | bool "MIPS MT SMP support (1 TC on each available VPE)" |
5cbf9688 | 2307 | default y |
527f1028 | 2308 | depends on SYS_SUPPORTS_MULTITHREADING && !CPU_MIPSR6 && !CPU_MICROMIPS |
f7062ddb | 2309 | select CPU_MIPSR2_IRQ_VI |
d725cf38 | 2310 | select CPU_MIPSR2_IRQ_EI |
c080faa5 | 2311 | select SYNC_R4K |
f41ae0b2 | 2312 | select MIPS_MT |
41c594ab | 2313 | select SMP |
87353d8a | 2314 | select SMP_UP |
c080faa5 SH |
2315 | select SYS_SUPPORTS_SMP |
2316 | select SYS_SUPPORTS_SCHED_SMT | |
399aaa25 | 2317 | select MIPS_PERF_SHARED_TC_COUNTERS |
f41ae0b2 | 2318 | help |
c080faa5 SH |
2319 | This is a kernel model which is known as SMVP. This is supported |
2320 | on cores with the MT ASE and uses the available VPEs to implement | |
2321 | virtual processors which supports SMP. This is equivalent to the | |
2322 | Intel Hyperthreading feature. For further information go to | |
2323 | <http://www.imgtec.com/mips/mips-multithreading.asp>. | |
41c594ab | 2324 | |
f41ae0b2 RB |
2325 | config MIPS_MT |
2326 | bool | |
2327 | ||
0ab7aefc RB |
2328 | config SCHED_SMT |
2329 | bool "SMT (multithreading) scheduler support" | |
2330 | depends on SYS_SUPPORTS_SCHED_SMT | |
2331 | default n | |
2332 | help | |
2333 | SMT scheduler support improves the CPU scheduler's decision making | |
2334 | when dealing with MIPS MT enabled cores at a cost of slightly | |
2335 | increased overhead in some places. If unsure say N here. | |
2336 | ||
2337 | config SYS_SUPPORTS_SCHED_SMT | |
2338 | bool | |
2339 | ||
f41ae0b2 RB |
2340 | config SYS_SUPPORTS_MULTITHREADING |
2341 | bool | |
2342 | ||
f088fc84 RB |
2343 | config MIPS_MT_FPAFF |
2344 | bool "Dynamic FPU affinity for FP-intensive threads" | |
f088fc84 | 2345 | default y |
b633648c | 2346 | depends on MIPS_MT_SMP |
07cc0c9e | 2347 | |
b0a668fb LY |
2348 | config MIPSR2_TO_R6_EMULATOR |
2349 | bool "MIPS R2-to-R6 emulator" | |
9eaa9a82 | 2350 | depends on CPU_MIPSR6 |
c92e47e5 | 2351 | depends on MIPS_FP_SUPPORT |
b0a668fb LY |
2352 | default y |
2353 | help | |
2354 | Choose this option if you want to run non-R6 MIPS userland code. | |
2355 | Even if you say 'Y' here, the emulator will still be disabled by | |
07edf0d4 | 2356 | default. You can enable it using the 'mipsr2emu' kernel option. |
b0a668fb LY |
2357 | The only reason this is a build-time option is to save ~14K from the |
2358 | final kernel image. | |
b0a668fb | 2359 | |
f35764e7 JH |
2360 | config SYS_SUPPORTS_VPE_LOADER |
2361 | bool | |
2362 | depends on SYS_SUPPORTS_MULTITHREADING | |
2363 | help | |
2364 | Indicates that the platform supports the VPE loader, and provides | |
2365 | physical_memsize. | |
2366 | ||
07cc0c9e RB |
2367 | config MIPS_VPE_LOADER |
2368 | bool "VPE loader support." | |
f35764e7 | 2369 | depends on SYS_SUPPORTS_VPE_LOADER && MODULES |
07cc0c9e RB |
2370 | select CPU_MIPSR2_IRQ_VI |
2371 | select CPU_MIPSR2_IRQ_EI | |
07cc0c9e RB |
2372 | select MIPS_MT |
2373 | help | |
2374 | Includes a loader for loading an elf relocatable object | |
2375 | onto another VPE and running it. | |
f088fc84 | 2376 | |
17a1d523 DZ |
2377 | config MIPS_VPE_LOADER_CMP |
2378 | bool | |
2379 | default "y" | |
2380 | depends on MIPS_VPE_LOADER && MIPS_CMP | |
2381 | ||
1a2a6d7e DZ |
2382 | config MIPS_VPE_LOADER_MT |
2383 | bool | |
2384 | default "y" | |
2385 | depends on MIPS_VPE_LOADER && !MIPS_CMP | |
2386 | ||
e01402b1 RB |
2387 | config MIPS_VPE_LOADER_TOM |
2388 | bool "Load VPE program into memory hidden from linux" | |
2389 | depends on MIPS_VPE_LOADER | |
2390 | default y | |
2391 | help | |
2392 | The loader can use memory that is present but has been hidden from | |
2393 | Linux using the kernel command line option "mem=xxMB". It's up to | |
2394 | you to ensure the amount you put in the option and the space your | |
2395 | program requires is less or equal to the amount physically present. | |
2396 | ||
e01402b1 | 2397 | config MIPS_VPE_APSP_API |
5e83d430 RB |
2398 | bool "Enable support for AP/SP API (RTLX)" |
2399 | depends on MIPS_VPE_LOADER | |
e01402b1 | 2400 | |
da615cf6 DZ |
2401 | config MIPS_VPE_APSP_API_CMP |
2402 | bool | |
2403 | default "y" | |
2404 | depends on MIPS_VPE_APSP_API && MIPS_CMP | |
2405 | ||
2c973ef0 DZ |
2406 | config MIPS_VPE_APSP_API_MT |
2407 | bool | |
2408 | default "y" | |
2409 | depends on MIPS_VPE_APSP_API && !MIPS_CMP | |
2410 | ||
4a16ff4c | 2411 | config MIPS_CMP |
5cac93b3 | 2412 | bool "MIPS CMP framework support (DEPRECATED)" |
5676319c | 2413 | depends on SYS_SUPPORTS_MIPS_CMP && !CPU_MIPSR6 |
b10b43ba | 2414 | select SMP |
eb9b5141 | 2415 | select SYNC_R4K |
b10b43ba | 2416 | select SYS_SUPPORTS_SMP |
4a16ff4c RB |
2417 | select WEAK_ORDERING |
2418 | default n | |
2419 | help | |
044505c7 PB |
2420 | Select this if you are using a bootloader which implements the "CMP |
2421 | framework" protocol (ie. YAMON) and want your kernel to make use of | |
2422 | its ability to start secondary CPUs. | |
4a16ff4c | 2423 | |
5cac93b3 PB |
2424 | Unless you have a specific need, you should use CONFIG_MIPS_CPS |
2425 | instead of this. | |
2426 | ||
0ee958e1 PB |
2427 | config MIPS_CPS |
2428 | bool "MIPS Coherent Processing System support" | |
5a3e7c02 | 2429 | depends on SYS_SUPPORTS_MIPS_CPS |
0ee958e1 | 2430 | select MIPS_CM |
1d8f1f5a | 2431 | select MIPS_CPS_PM if HOTPLUG_CPU |
0ee958e1 PB |
2432 | select SMP |
2433 | select SYNC_R4K if (CEVT_R4K || CSRC_R4K) | |
1d8f1f5a | 2434 | select SYS_SUPPORTS_HOTPLUG_CPU |
c8b7712c | 2435 | select SYS_SUPPORTS_SCHED_SMT if CPU_MIPSR6 |
0ee958e1 PB |
2436 | select SYS_SUPPORTS_SMP |
2437 | select WEAK_ORDERING | |
2438 | help | |
2439 | Select this if you wish to run an SMP kernel across multiple cores | |
2440 | within a MIPS Coherent Processing System. When this option is | |
2441 | enabled the kernel will probe for other cores and boot them with | |
2442 | no external assistance. It is safe to enable this when hardware | |
2443 | support is unavailable. | |
2444 | ||
3179d37e | 2445 | config MIPS_CPS_PM |
39a59593 | 2446 | depends on MIPS_CPS |
3179d37e PB |
2447 | bool |
2448 | ||
9f98f3dd PB |
2449 | config MIPS_CM |
2450 | bool | |
3c9b4166 | 2451 | select MIPS_CPC |
9f98f3dd | 2452 | |
9c38cf44 PB |
2453 | config MIPS_CPC |
2454 | bool | |
4a16ff4c | 2455 | |
1da177e4 LT |
2456 | config SB1_PASS_2_WORKAROUNDS |
2457 | bool | |
2458 | depends on CPU_SB1 && (CPU_SB1_PASS_2_2 || CPU_SB1_PASS_2) | |
2459 | default y | |
2460 | ||
2461 | config SB1_PASS_2_1_WORKAROUNDS | |
2462 | bool | |
2463 | depends on CPU_SB1 && CPU_SB1_PASS_2 | |
2464 | default y | |
2465 | ||
9e2b5372 MC |
2466 | choice |
2467 | prompt "SmartMIPS or microMIPS ASE support" | |
2468 | ||
2469 | config CPU_NEEDS_NO_SMARTMIPS_OR_MICROMIPS | |
2470 | bool "None" | |
2471 | help | |
2472 | Select this if you want neither microMIPS nor SmartMIPS support | |
2473 | ||
9693a853 FBH |
2474 | config CPU_HAS_SMARTMIPS |
2475 | depends on SYS_SUPPORTS_SMARTMIPS | |
9e2b5372 | 2476 | bool "SmartMIPS" |
9693a853 FBH |
2477 | help |
2478 | SmartMIPS is a extension of the MIPS32 architecture aimed at | |
2479 | increased security at both hardware and software level for | |
2480 | smartcards. Enabling this option will allow proper use of the | |
2481 | SmartMIPS instructions by Linux applications. However a kernel with | |
2482 | this option will not work on a MIPS core without SmartMIPS core. If | |
2483 | you don't know you probably don't have SmartMIPS and should say N | |
2484 | here. | |
2485 | ||
bce86083 | 2486 | config CPU_MICROMIPS |
7fd08ca5 | 2487 | depends on 32BIT && SYS_SUPPORTS_MICROMIPS && !CPU_MIPSR6 |
9e2b5372 | 2488 | bool "microMIPS" |
bce86083 SH |
2489 | help |
2490 | When this option is enabled the kernel will be built using the | |
2491 | microMIPS ISA | |
2492 | ||
9e2b5372 MC |
2493 | endchoice |
2494 | ||
a5e9a69e | 2495 | config CPU_HAS_MSA |
0ce3417e | 2496 | bool "Support for the MIPS SIMD Architecture" |
a5e9a69e | 2497 | depends on CPU_SUPPORTS_MSA |
c92e47e5 | 2498 | depends on MIPS_FP_SUPPORT |
2a6cb669 | 2499 | depends on 64BIT || MIPS_O32_FP64_SUPPORT |
a5e9a69e PB |
2500 | help |
2501 | MIPS SIMD Architecture (MSA) introduces 128 bit wide vector registers | |
2502 | and a set of SIMD instructions to operate on them. When this option | |
1db1af84 PB |
2503 | is enabled the kernel will support allocating & switching MSA |
2504 | vector register contexts. If you know that your kernel will only be | |
2505 | running on CPUs which do not support MSA or that your userland will | |
2506 | not be making use of it then you may wish to say N here to reduce | |
2507 | the size & complexity of your kernel. | |
a5e9a69e PB |
2508 | |
2509 | If unsure, say Y. | |
2510 | ||
1da177e4 | 2511 | config CPU_HAS_WB |
f7062ddb | 2512 | bool |
e01402b1 | 2513 | |
df0ac8a4 KC |
2514 | config XKS01 |
2515 | bool | |
2516 | ||
8256b17e FF |
2517 | config CPU_HAS_RIXI |
2518 | bool | |
2519 | ||
932afdee YC |
2520 | config CPU_HAS_LOAD_STORE_LR |
2521 | bool | |
2522 | help | |
2523 | CPU has support for unaligned load and store instructions: | |
2524 | LWL, LWR, SWL, SWR (Load/store word left/right). | |
2525 | LDL, LDR, SDL, SDR (Load/store doubleword left/right, for 64bit systems). | |
2526 | ||
f41ae0b2 RB |
2527 | # |
2528 | # Vectored interrupt mode is an R2 feature | |
2529 | # | |
e01402b1 | 2530 | config CPU_MIPSR2_IRQ_VI |
f41ae0b2 | 2531 | bool |
e01402b1 | 2532 | |
f41ae0b2 RB |
2533 | # |
2534 | # Extended interrupt mode is an R2 feature | |
2535 | # | |
e01402b1 | 2536 | config CPU_MIPSR2_IRQ_EI |
f41ae0b2 | 2537 | bool |
e01402b1 | 2538 | |
1da177e4 LT |
2539 | config CPU_HAS_SYNC |
2540 | bool | |
2541 | depends on !CPU_R3000 | |
2542 | default y | |
2543 | ||
20d60d99 MR |
2544 | # |
2545 | # CPU non-features | |
2546 | # | |
2547 | config CPU_DADDI_WORKAROUNDS | |
2548 | bool | |
2549 | ||
2550 | config CPU_R4000_WORKAROUNDS | |
2551 | bool | |
2552 | select CPU_R4400_WORKAROUNDS | |
2553 | ||
2554 | config CPU_R4400_WORKAROUNDS | |
2555 | bool | |
2556 | ||
4edf00a4 PB |
2557 | config MIPS_ASID_SHIFT |
2558 | int | |
2559 | default 6 if CPU_R3000 || CPU_TX39XX | |
4edf00a4 PB |
2560 | default 0 |
2561 | ||
2562 | config MIPS_ASID_BITS | |
2563 | int | |
2db003a5 | 2564 | default 0 if MIPS_ASID_BITS_VARIABLE |
4edf00a4 PB |
2565 | default 6 if CPU_R3000 || CPU_TX39XX |
2566 | default 8 | |
2567 | ||
2db003a5 PB |
2568 | config MIPS_ASID_BITS_VARIABLE |
2569 | bool | |
2570 | ||
4a5dc51e MN |
2571 | config MIPS_CRC_SUPPORT |
2572 | bool | |
2573 | ||
1da177e4 LT |
2574 | # |
2575 | # - Highmem only makes sense for the 32-bit kernel. | |
2576 | # - The current highmem code will only work properly on physically indexed | |
2577 | # caches such as R3000, SB1, R7000 or those that look like they're virtually | |
2578 | # indexed such as R4000/R4400 SC and MC versions or R10000. So for the | |
2579 | # moment we protect the user and offer the highmem option only on machines | |
2580 | # where it's known to be safe. This will not offer highmem on a few systems | |
2581 | # such as MIPS32 and MIPS64 CPUs which may have virtual and physically | |
2582 | # indexed CPUs but we're playing safe. | |
797798c1 RB |
2583 | # - We use SYS_SUPPORTS_HIGHMEM to offer highmem only for systems where we |
2584 | # know they might have memory configurations that could make use of highmem | |
2585 | # support. | |
1da177e4 LT |
2586 | # |
2587 | config HIGHMEM | |
2588 | bool "High Memory Support" | |
a6e18781 | 2589 | depends on 32BIT && CPU_SUPPORTS_HIGHMEM && SYS_SUPPORTS_HIGHMEM && !CPU_MIPS32_3_5_EVA |
797798c1 RB |
2590 | |
2591 | config CPU_SUPPORTS_HIGHMEM | |
2592 | bool | |
2593 | ||
2594 | config SYS_SUPPORTS_HIGHMEM | |
2595 | bool | |
1da177e4 | 2596 | |
9693a853 FBH |
2597 | config SYS_SUPPORTS_SMARTMIPS |
2598 | bool | |
2599 | ||
a6a4834c SH |
2600 | config SYS_SUPPORTS_MICROMIPS |
2601 | bool | |
2602 | ||
377cb1b6 RB |
2603 | config SYS_SUPPORTS_MIPS16 |
2604 | bool | |
2605 | help | |
2606 | This option must be set if a kernel might be executed on a MIPS16- | |
2607 | enabled CPU even if MIPS16 is not actually being used. In other | |
2608 | words, it makes the kernel MIPS16-tolerant. | |
2609 | ||
a5e9a69e PB |
2610 | config CPU_SUPPORTS_MSA |
2611 | bool | |
2612 | ||
b4819b59 YY |
2613 | config ARCH_FLATMEM_ENABLE |
2614 | def_bool y | |
f133f22d | 2615 | depends on !NUMA && !CPU_LOONGSON2 |
b4819b59 | 2616 | |
d8cb4e11 RB |
2617 | config ARCH_DISCONTIGMEM_ENABLE |
2618 | bool | |
2619 | default y if SGI_IP27 | |
2620 | help | |
3dde6ad8 | 2621 | Say Y to support efficient handling of discontiguous physical memory, |
d8cb4e11 RB |
2622 | for architectures which are either NUMA (Non-Uniform Memory Access) |
2623 | or have huge holes in the physical address space for other reasons. | |
ad56b738 | 2624 | See <file:Documentation/vm/numa.rst> for more. |
d8cb4e11 | 2625 | |
31473747 AN |
2626 | config ARCH_SPARSEMEM_ENABLE |
2627 | bool | |
7de58fab | 2628 | select SPARSEMEM_STATIC |
31473747 | 2629 | |
d8cb4e11 RB |
2630 | config NUMA |
2631 | bool "NUMA Support" | |
2632 | depends on SYS_SUPPORTS_NUMA | |
2633 | help | |
2634 | Say Y to compile the kernel to support NUMA (Non-Uniform Memory | |
2635 | Access). This option improves performance on systems with more | |
2636 | than two nodes; on two node systems it is generally better to | |
2637 | leave it disabled; on single node systems disable this option | |
2638 | disabled. | |
2639 | ||
2640 | config SYS_SUPPORTS_NUMA | |
2641 | bool | |
2642 | ||
8c530ea3 MR |
2643 | config RELOCATABLE |
2644 | bool "Relocatable kernel" | |
3ff72be4 | 2645 | depends on SYS_SUPPORTS_RELOCATABLE && (CPU_MIPS32_R2 || CPU_MIPS64_R2 || CPU_MIPS32_R6 || CPU_MIPS64_R6 || CAVIUM_OCTEON_SOC) |
8c530ea3 MR |
2646 | help |
2647 | This builds a kernel image that retains relocation information | |
2648 | so it can be loaded someplace besides the default 1MB. | |
2649 | The relocations make the kernel binary about 15% larger, | |
2650 | but are discarded at runtime | |
2651 | ||
069fd766 MR |
2652 | config RELOCATION_TABLE_SIZE |
2653 | hex "Relocation table size" | |
2654 | depends on RELOCATABLE | |
2655 | range 0x0 0x01000000 | |
2656 | default "0x00100000" | |
2657 | ---help--- | |
2658 | A table of relocation data will be appended to the kernel binary | |
2659 | and parsed at boot to fix up the relocated kernel. | |
2660 | ||
2661 | This option allows the amount of space reserved for the table to be | |
2662 | adjusted, although the default of 1Mb should be ok in most cases. | |
2663 | ||
2664 | The build will fail and a valid size suggested if this is too small. | |
2665 | ||
2666 | If unsure, leave at the default value. | |
2667 | ||
405bc8fd MR |
2668 | config RANDOMIZE_BASE |
2669 | bool "Randomize the address of the kernel image" | |
2670 | depends on RELOCATABLE | |
2671 | ---help--- | |
371a4151 EWI |
2672 | Randomizes the physical and virtual address at which the |
2673 | kernel image is loaded, as a security feature that | |
2674 | deters exploit attempts relying on knowledge of the location | |
2675 | of kernel internals. | |
405bc8fd | 2676 | |
371a4151 | 2677 | Entropy is generated using any coprocessor 0 registers available. |
405bc8fd | 2678 | |
371a4151 | 2679 | The kernel will be offset by up to RANDOMIZE_BASE_MAX_OFFSET. |
405bc8fd | 2680 | |
371a4151 | 2681 | If unsure, say N. |
405bc8fd MR |
2682 | |
2683 | config RANDOMIZE_BASE_MAX_OFFSET | |
2684 | hex "Maximum kASLR offset" if EXPERT | |
2685 | depends on RANDOMIZE_BASE | |
2686 | range 0x0 0x40000000 if EVA || 64BIT | |
2687 | range 0x0 0x08000000 | |
2688 | default "0x01000000" | |
2689 | ---help--- | |
2690 | When kASLR is active, this provides the maximum offset that will | |
2691 | be applied to the kernel image. It should be set according to the | |
2692 | amount of physical RAM available in the target system minus | |
2693 | PHYSICAL_START and must be a power of 2. | |
2694 | ||
2695 | This is limited by the size of KSEG0, 256Mb on 32-bit or 1Gb with | |
2696 | EVA or 64-bit. The default is 16Mb. | |
2697 | ||
c80d79d7 YG |
2698 | config NODES_SHIFT |
2699 | int | |
2700 | default "6" | |
2701 | depends on NEED_MULTIPLE_NODES | |
2702 | ||
14f70012 DZ |
2703 | config HW_PERF_EVENTS |
2704 | bool "Enable hardware performance counter support for perf events" | |
23021b2b | 2705 | depends on PERF_EVENTS && !OPROFILE && (CPU_MIPS32 || CPU_MIPS64 || CPU_R10000 || CPU_SB1 || CPU_CAVIUM_OCTEON || CPU_XLP || CPU_LOONGSON3) |
14f70012 DZ |
2706 | default y |
2707 | help | |
2708 | Enable hardware performance counter support for perf events. If | |
2709 | disabled, perf events will use software events only. | |
2710 | ||
1da177e4 LT |
2711 | config SMP |
2712 | bool "Multi-Processing support" | |
e73ea273 RB |
2713 | depends on SYS_SUPPORTS_SMP |
2714 | help | |
1da177e4 | 2715 | This enables support for systems with more than one CPU. If you have |
4a474157 RG |
2716 | a system with only one CPU, say N. If you have a system with more |
2717 | than one CPU, say Y. | |
1da177e4 | 2718 | |
4a474157 | 2719 | If you say N here, the kernel will run on uni- and multiprocessor |
1da177e4 LT |
2720 | machines, but will use only one CPU of a multiprocessor machine. If |
2721 | you say Y here, the kernel will run on many, but not all, | |
4a474157 | 2722 | uniprocessor machines. On a uniprocessor machine, the kernel |
1da177e4 LT |
2723 | will run faster if you say N here. |
2724 | ||
2725 | People using multiprocessor machines who say Y here should also say | |
2726 | Y to "Enhanced Real Time Clock Support", below. | |
2727 | ||
03502faa AB |
2728 | See also the SMP-HOWTO available at |
2729 | <http://www.tldp.org/docs.html#howto>. | |
1da177e4 LT |
2730 | |
2731 | If you don't know what to do here, say N. | |
2732 | ||
7840d618 MR |
2733 | config HOTPLUG_CPU |
2734 | bool "Support for hot-pluggable CPUs" | |
2735 | depends on SMP && SYS_SUPPORTS_HOTPLUG_CPU | |
2736 | help | |
2737 | Say Y here to allow turning CPUs off and on. CPUs can be | |
2738 | controlled through /sys/devices/system/cpu. | |
2739 | (Note: power management support will enable this option | |
2740 | automatically on SMP systems. ) | |
2741 | Say N if you want to disable CPU hotplug. | |
2742 | ||
87353d8a RB |
2743 | config SMP_UP |
2744 | bool | |
2745 | ||
4a16ff4c RB |
2746 | config SYS_SUPPORTS_MIPS_CMP |
2747 | bool | |
2748 | ||
0ee958e1 PB |
2749 | config SYS_SUPPORTS_MIPS_CPS |
2750 | bool | |
2751 | ||
e73ea273 RB |
2752 | config SYS_SUPPORTS_SMP |
2753 | bool | |
2754 | ||
130e2fb7 RB |
2755 | config NR_CPUS_DEFAULT_4 |
2756 | bool | |
2757 | ||
2758 | config NR_CPUS_DEFAULT_8 | |
2759 | bool | |
2760 | ||
2761 | config NR_CPUS_DEFAULT_16 | |
2762 | bool | |
2763 | ||
2764 | config NR_CPUS_DEFAULT_32 | |
2765 | bool | |
2766 | ||
2767 | config NR_CPUS_DEFAULT_64 | |
2768 | bool | |
2769 | ||
1da177e4 | 2770 | config NR_CPUS |
a91796a9 J |
2771 | int "Maximum number of CPUs (2-256)" |
2772 | range 2 256 | |
1da177e4 | 2773 | depends on SMP |
130e2fb7 RB |
2774 | default "4" if NR_CPUS_DEFAULT_4 |
2775 | default "8" if NR_CPUS_DEFAULT_8 | |
2776 | default "16" if NR_CPUS_DEFAULT_16 | |
2777 | default "32" if NR_CPUS_DEFAULT_32 | |
2778 | default "64" if NR_CPUS_DEFAULT_64 | |
1da177e4 LT |
2779 | help |
2780 | This allows you to specify the maximum number of CPUs which this | |
2781 | kernel will support. The maximum supported value is 32 for 32-bit | |
2782 | kernel and 64 for 64-bit kernels; the minimum value which makes | |
72ede9b1 AN |
2783 | sense is 1 for Qemu (useful only for kernel debugging purposes) |
2784 | and 2 for all others. | |
1da177e4 LT |
2785 | |
2786 | This is purely to save memory - each supported CPU adds | |
72ede9b1 AN |
2787 | approximately eight kilobytes to the kernel image. For best |
2788 | performance should round up your number of processors to the next | |
2789 | power of two. | |
1da177e4 | 2790 | |
399aaa25 AC |
2791 | config MIPS_PERF_SHARED_TC_COUNTERS |
2792 | bool | |
7820b84b DD |
2793 | |
2794 | config MIPS_NR_CPU_NR_MAP_1024 | |
2795 | bool | |
2796 | ||
2797 | config MIPS_NR_CPU_NR_MAP | |
2798 | int | |
2799 | depends on SMP | |
2800 | default 1024 if MIPS_NR_CPU_NR_MAP_1024 | |
2801 | default NR_CPUS if !MIPS_NR_CPU_NR_MAP_1024 | |
399aaa25 | 2802 | |
1723b4a3 AN |
2803 | # |
2804 | # Timer Interrupt Frequency Configuration | |
2805 | # | |
2806 | ||
2807 | choice | |
2808 | prompt "Timer frequency" | |
2809 | default HZ_250 | |
2810 | help | |
371a4151 | 2811 | Allows the configuration of the timer frequency. |
1723b4a3 | 2812 | |
67596573 PB |
2813 | config HZ_24 |
2814 | bool "24 HZ" if SYS_SUPPORTS_24HZ || SYS_SUPPORTS_ARBIT_HZ | |
2815 | ||
1723b4a3 | 2816 | config HZ_48 |
0f873585 | 2817 | bool "48 HZ" if SYS_SUPPORTS_48HZ || SYS_SUPPORTS_ARBIT_HZ |
1723b4a3 AN |
2818 | |
2819 | config HZ_100 | |
2820 | bool "100 HZ" if SYS_SUPPORTS_100HZ || SYS_SUPPORTS_ARBIT_HZ | |
2821 | ||
2822 | config HZ_128 | |
2823 | bool "128 HZ" if SYS_SUPPORTS_128HZ || SYS_SUPPORTS_ARBIT_HZ | |
2824 | ||
2825 | config HZ_250 | |
2826 | bool "250 HZ" if SYS_SUPPORTS_250HZ || SYS_SUPPORTS_ARBIT_HZ | |
2827 | ||
2828 | config HZ_256 | |
2829 | bool "256 HZ" if SYS_SUPPORTS_256HZ || SYS_SUPPORTS_ARBIT_HZ | |
2830 | ||
2831 | config HZ_1000 | |
2832 | bool "1000 HZ" if SYS_SUPPORTS_1000HZ || SYS_SUPPORTS_ARBIT_HZ | |
2833 | ||
2834 | config HZ_1024 | |
2835 | bool "1024 HZ" if SYS_SUPPORTS_1024HZ || SYS_SUPPORTS_ARBIT_HZ | |
2836 | ||
2837 | endchoice | |
2838 | ||
67596573 PB |
2839 | config SYS_SUPPORTS_24HZ |
2840 | bool | |
2841 | ||
1723b4a3 AN |
2842 | config SYS_SUPPORTS_48HZ |
2843 | bool | |
2844 | ||
2845 | config SYS_SUPPORTS_100HZ | |
2846 | bool | |
2847 | ||
2848 | config SYS_SUPPORTS_128HZ | |
2849 | bool | |
2850 | ||
2851 | config SYS_SUPPORTS_250HZ | |
2852 | bool | |
2853 | ||
2854 | config SYS_SUPPORTS_256HZ | |
2855 | bool | |
2856 | ||
2857 | config SYS_SUPPORTS_1000HZ | |
2858 | bool | |
2859 | ||
2860 | config SYS_SUPPORTS_1024HZ | |
2861 | bool | |
2862 | ||
2863 | config SYS_SUPPORTS_ARBIT_HZ | |
2864 | bool | |
67596573 PB |
2865 | default y if !SYS_SUPPORTS_24HZ && \ |
2866 | !SYS_SUPPORTS_48HZ && \ | |
2867 | !SYS_SUPPORTS_100HZ && \ | |
2868 | !SYS_SUPPORTS_128HZ && \ | |
2869 | !SYS_SUPPORTS_250HZ && \ | |
2870 | !SYS_SUPPORTS_256HZ && \ | |
2871 | !SYS_SUPPORTS_1000HZ && \ | |
1723b4a3 AN |
2872 | !SYS_SUPPORTS_1024HZ |
2873 | ||
2874 | config HZ | |
2875 | int | |
67596573 | 2876 | default 24 if HZ_24 |
1723b4a3 AN |
2877 | default 48 if HZ_48 |
2878 | default 100 if HZ_100 | |
2879 | default 128 if HZ_128 | |
2880 | default 250 if HZ_250 | |
2881 | default 256 if HZ_256 | |
2882 | default 1000 if HZ_1000 | |
2883 | default 1024 if HZ_1024 | |
2884 | ||
96685b17 DZ |
2885 | config SCHED_HRTICK |
2886 | def_bool HIGH_RES_TIMERS | |
2887 | ||
ea6e942b | 2888 | config KEXEC |
7d60717e | 2889 | bool "Kexec system call" |
2965faa5 | 2890 | select KEXEC_CORE |
ea6e942b AN |
2891 | help |
2892 | kexec is a system call that implements the ability to shutdown your | |
2893 | current kernel, and to start another kernel. It is like a reboot | |
3dde6ad8 | 2894 | but it is independent of the system firmware. And like a reboot |
ea6e942b AN |
2895 | you can start any kernel with it, not just Linux. |
2896 | ||
01dd2fbf | 2897 | The name comes from the similarity to the exec system call. |
ea6e942b AN |
2898 | |
2899 | It is an ongoing process to be certain the hardware in a machine | |
2900 | is properly shutdown, so do not be surprised if this code does not | |
bf220695 GU |
2901 | initially work for you. As of this writing the exact hardware |
2902 | interface is strongly in flux, so no good recommendation can be | |
2903 | made. | |
ea6e942b | 2904 | |
7aa1c8f4 | 2905 | config CRASH_DUMP |
bff323d5 MN |
2906 | bool "Kernel crash dumps" |
2907 | help | |
7aa1c8f4 RB |
2908 | Generate crash dump after being started by kexec. |
2909 | This should be normally only set in special crash dump kernels | |
2910 | which are loaded in the main kernel with kexec-tools into | |
2911 | a specially reserved region and then later executed after | |
2912 | a crash by kdump/kexec. The crash dump kernel must be compiled | |
2913 | to a memory address not used by the main kernel or firmware using | |
2914 | PHYSICAL_START. | |
2915 | ||
2916 | config PHYSICAL_START | |
bff323d5 | 2917 | hex "Physical address where the kernel is loaded" |
8bda3e26 | 2918 | default "0xffffffff84000000" |
bff323d5 MN |
2919 | depends on CRASH_DUMP |
2920 | help | |
7aa1c8f4 RB |
2921 | This gives the CKSEG0 or KSEG0 address where the kernel is loaded. |
2922 | If you plan to use kernel for capturing the crash dump change | |
2923 | this value to start of the reserved region (the "X" value as | |
2924 | specified in the "crashkernel=YM@XM" command line boot parameter | |
2925 | passed to the panic-ed kernel). | |
2926 | ||
ea6e942b AN |
2927 | config SECCOMP |
2928 | bool "Enable seccomp to safely compute untrusted bytecode" | |
293c5bd1 | 2929 | depends on PROC_FS |
ea6e942b AN |
2930 | default y |
2931 | help | |
2932 | This kernel feature is useful for number crunching applications | |
2933 | that may need to compute untrusted bytecode during their | |
2934 | execution. By using pipes or other transports made available to | |
2935 | the process as file descriptors supporting the read/write | |
2936 | syscalls, it's possible to isolate those applications in | |
2937 | their own address space using seccomp. Once seccomp is | |
2938 | enabled via /proc/<pid>/seccomp, it cannot be disabled | |
2939 | and the task is only allowed to execute a few safe syscalls | |
2940 | defined by each seccomp mode. | |
2941 | ||
2942 | If unsure, say Y. Only embedded should say N here. | |
2943 | ||
597ce172 | 2944 | config MIPS_O32_FP64_SUPPORT |
b7f1e273 | 2945 | bool "Support for O32 binaries using 64-bit FP" if !CPU_MIPSR6 |
597ce172 | 2946 | depends on 32BIT || MIPS32_O32 |
597ce172 PB |
2947 | help |
2948 | When this is enabled, the kernel will support use of 64-bit floating | |
2949 | point registers with binaries using the O32 ABI along with the | |
2950 | EF_MIPS_FP64 ELF header flag (typically built with -mfp64). On | |
2951 | 32-bit MIPS systems this support is at the cost of increasing the | |
2952 | size and complexity of the compiled FPU emulator. Thus if you are | |
2953 | running a MIPS32 system and know that none of your userland binaries | |
2954 | will require 64-bit floating point, you may wish to reduce the size | |
2955 | of your kernel & potentially improve FP emulation performance by | |
2956 | saying N here. | |
2957 | ||
06e2e882 PB |
2958 | Although binutils currently supports use of this flag the details |
2959 | concerning its effect upon the O32 ABI in userland are still being | |
2960 | worked on. In order to avoid userland becoming dependant upon current | |
2961 | behaviour before the details have been finalised, this option should | |
2962 | be considered experimental and only enabled by those working upon | |
2963 | said details. | |
2964 | ||
2965 | If unsure, say N. | |
597ce172 | 2966 | |
f2ffa5ab | 2967 | config USE_OF |
0b3e06fd | 2968 | bool |
f2ffa5ab | 2969 | select OF |
e6ce1324 | 2970 | select OF_EARLY_FLATTREE |
abd2363f | 2971 | select IRQ_DOMAIN |
f2ffa5ab | 2972 | |
2fe8ea39 DZ |
2973 | config UHI_BOOT |
2974 | bool | |
2975 | ||
7fafb068 AB |
2976 | config BUILTIN_DTB |
2977 | bool | |
2978 | ||
1da8f179 | 2979 | choice |
5b24d52c | 2980 | prompt "Kernel appended dtb support" if USE_OF |
1da8f179 JG |
2981 | default MIPS_NO_APPENDED_DTB |
2982 | ||
2983 | config MIPS_NO_APPENDED_DTB | |
2984 | bool "None" | |
2985 | help | |
2986 | Do not enable appended dtb support. | |
2987 | ||
87db537d AK |
2988 | config MIPS_ELF_APPENDED_DTB |
2989 | bool "vmlinux" | |
2990 | help | |
2991 | With this option, the boot code will look for a device tree binary | |
2992 | DTB) included in the vmlinux ELF section .appended_dtb. By default | |
2993 | it is empty and the DTB can be appended using binutils command | |
2994 | objcopy: | |
2995 | ||
2996 | objcopy --update-section .appended_dtb=<filename>.dtb vmlinux | |
2997 | ||
2998 | This is meant as a backward compatiblity convenience for those | |
2999 | systems with a bootloader that can't be upgraded to accommodate | |
3000 | the documented boot protocol using a device tree. | |
3001 | ||
1da8f179 | 3002 | config MIPS_RAW_APPENDED_DTB |
b8f54f2c | 3003 | bool "vmlinux.bin or vmlinuz.bin" |
1da8f179 JG |
3004 | help |
3005 | With this option, the boot code will look for a device tree binary | |
b8f54f2c | 3006 | DTB) appended to raw vmlinux.bin or vmlinuz.bin. |
1da8f179 JG |
3007 | (e.g. cat vmlinux.bin <filename>.dtb > vmlinux_w_dtb). |
3008 | ||
3009 | This is meant as a backward compatibility convenience for those | |
3010 | systems with a bootloader that can't be upgraded to accommodate | |
3011 | the documented boot protocol using a device tree. | |
3012 | ||
3013 | Beware that there is very little in terms of protection against | |
3014 | this option being confused by leftover garbage in memory that might | |
3015 | look like a DTB header after a reboot if no actual DTB is appended | |
3016 | to vmlinux.bin. Do not leave this option active in a production kernel | |
3017 | if you don't intend to always append a DTB. | |
3018 | endchoice | |
3019 | ||
2024972e JG |
3020 | choice |
3021 | prompt "Kernel command line type" if !CMDLINE_OVERRIDE | |
2bcef9b4 | 3022 | default MIPS_CMDLINE_FROM_DTB if USE_OF && !ATH79 && !MACH_INGENIC && \ |
3f5f0a44 | 3023 | !MIPS_MALTA && \ |
2bcef9b4 | 3024 | !CAVIUM_OCTEON_SOC |
2024972e JG |
3025 | default MIPS_CMDLINE_FROM_BOOTLOADER |
3026 | ||
3027 | config MIPS_CMDLINE_FROM_DTB | |
3028 | depends on USE_OF | |
3029 | bool "Dtb kernel arguments if available" | |
3030 | ||
3031 | config MIPS_CMDLINE_DTB_EXTEND | |
3032 | depends on USE_OF | |
3033 | bool "Extend dtb kernel arguments with bootloader arguments" | |
3034 | ||
3035 | config MIPS_CMDLINE_FROM_BOOTLOADER | |
3036 | bool "Bootloader kernel arguments if available" | |
ed47e153 RV |
3037 | |
3038 | config MIPS_CMDLINE_BUILTIN_EXTEND | |
3039 | depends on CMDLINE_BOOL | |
3040 | bool "Extend builtin kernel arguments with bootloader arguments" | |
2024972e JG |
3041 | endchoice |
3042 | ||
5e83d430 RB |
3043 | endmenu |
3044 | ||
1df0f0ff AN |
3045 | config LOCKDEP_SUPPORT |
3046 | bool | |
3047 | default y | |
3048 | ||
3049 | config STACKTRACE_SUPPORT | |
3050 | bool | |
3051 | default y | |
3052 | ||
a728ab52 KS |
3053 | config PGTABLE_LEVELS |
3054 | int | |
3377e227 | 3055 | default 4 if PAGE_SIZE_4KB && MIPS_VA_BITS_48 |
a728ab52 KS |
3056 | default 3 if 64BIT && !PAGE_SIZE_64KB |
3057 | default 2 | |
3058 | ||
6c359eb1 PB |
3059 | config MIPS_AUTO_PFN_OFFSET |
3060 | bool | |
3061 | ||
1da177e4 LT |
3062 | menu "Bus options (PCI, PCMCIA, EISA, ISA, TC)" |
3063 | ||
c5611df9 | 3064 | config PCI_DRIVERS_GENERIC |
2eac9c2d | 3065 | select PCI_DOMAINS_GENERIC if PCI |
c5611df9 PB |
3066 | bool |
3067 | ||
3068 | config PCI_DRIVERS_LEGACY | |
3069 | def_bool !PCI_DRIVERS_GENERIC | |
3070 | select NO_GENERIC_PCI_IOPORT_MAP | |
2eac9c2d | 3071 | select PCI_DOMAINS if PCI |
1da177e4 LT |
3072 | |
3073 | # | |
3074 | # ISA support is now enabled via select. Too many systems still have the one | |
3075 | # or other ISA chip on the board that users don't know about so don't expect | |
3076 | # users to choose the right thing ... | |
3077 | # | |
3078 | config ISA | |
3079 | bool | |
3080 | ||
1da177e4 LT |
3081 | config TC |
3082 | bool "TURBOchannel support" | |
3083 | depends on MACH_DECSTATION | |
3084 | help | |
50a23e6e JM |
3085 | TURBOchannel is a DEC (now Compaq (now HP)) bus for Alpha and MIPS |
3086 | processors. TURBOchannel programming specifications are available | |
3087 | at: | |
3088 | <ftp://ftp.hp.com/pub/alphaserver/archive/triadd/> | |
3089 | and: | |
3090 | <http://www.computer-refuge.org/classiccmp/ftp.digital.com/pub/DEC/TriAdd/> | |
3091 | Linux driver support status is documented at: | |
3092 | <http://www.linux-mips.org/wiki/DECstation> | |
1da177e4 | 3093 | |
1da177e4 LT |
3094 | config MMU |
3095 | bool | |
3096 | default y | |
3097 | ||
109c32ff MR |
3098 | config ARCH_MMAP_RND_BITS_MIN |
3099 | default 12 if 64BIT | |
3100 | default 8 | |
3101 | ||
3102 | config ARCH_MMAP_RND_BITS_MAX | |
3103 | default 18 if 64BIT | |
3104 | default 15 | |
3105 | ||
3106 | config ARCH_MMAP_RND_COMPAT_BITS_MIN | |
371a4151 | 3107 | default 8 |
109c32ff MR |
3108 | |
3109 | config ARCH_MMAP_RND_COMPAT_BITS_MAX | |
371a4151 | 3110 | default 15 |
109c32ff | 3111 | |
d865bea4 RB |
3112 | config I8253 |
3113 | bool | |
798778b8 | 3114 | select CLKSRC_I8253 |
2d02612f | 3115 | select CLKEVT_I8253 |
9726b43a | 3116 | select MIPS_EXTERNAL_TIMER |
d865bea4 | 3117 | |
e05eb3f8 RB |
3118 | config ZONE_DMA |
3119 | bool | |
3120 | ||
cce335ae RB |
3121 | config ZONE_DMA32 |
3122 | bool | |
3123 | ||
1da177e4 LT |
3124 | endmenu |
3125 | ||
1da177e4 LT |
3126 | config TRAD_SIGNALS |
3127 | bool | |
1da177e4 | 3128 | |
1da177e4 | 3129 | config MIPS32_COMPAT |
78aaf956 | 3130 | bool |
1da177e4 LT |
3131 | |
3132 | config COMPAT | |
3133 | bool | |
1da177e4 | 3134 | |
05e43966 AN |
3135 | config SYSVIPC_COMPAT |
3136 | bool | |
05e43966 | 3137 | |
1da177e4 LT |
3138 | config MIPS32_O32 |
3139 | bool "Kernel support for o32 binaries" | |
78aaf956 RB |
3140 | depends on 64BIT |
3141 | select ARCH_WANT_OLD_COMPAT_IPC | |
3142 | select COMPAT | |
3143 | select MIPS32_COMPAT | |
3144 | select SYSVIPC_COMPAT if SYSVIPC | |
1da177e4 LT |
3145 | help |
3146 | Select this option if you want to run o32 binaries. These are pure | |
3147 | 32-bit binaries as used by the 32-bit Linux/MIPS port. Most of | |
3148 | existing binaries are in this format. | |
3149 | ||
3150 | If unsure, say Y. | |
3151 | ||
3152 | config MIPS32_N32 | |
3153 | bool "Kernel support for n32 binaries" | |
c22eacfe | 3154 | depends on 64BIT |
5a9372f7 | 3155 | select ARCH_WANT_COMPAT_IPC_PARSE_VERSION |
78aaf956 RB |
3156 | select COMPAT |
3157 | select MIPS32_COMPAT | |
3158 | select SYSVIPC_COMPAT if SYSVIPC | |
1da177e4 LT |
3159 | help |
3160 | Select this option if you want to run n32 binaries. These are | |
3161 | 64-bit binaries using 32-bit quantities for addressing and certain | |
3162 | data that would normally be 64-bit. They are used in special | |
3163 | cases. | |
3164 | ||
3165 | If unsure, say N. | |
3166 | ||
3167 | config BINFMT_ELF32 | |
3168 | bool | |
3169 | default y if MIPS32_O32 || MIPS32_N32 | |
f43edca7 | 3170 | select ELFCORE |
1da177e4 | 3171 | |
2116245e RB |
3172 | menu "Power management options" |
3173 | ||
363c55ca WZ |
3174 | config ARCH_HIBERNATION_POSSIBLE |
3175 | def_bool y | |
3f5b3e17 | 3176 | depends on SYS_SUPPORTS_HOTPLUG_CPU || !SMP |
363c55ca | 3177 | |
f4cb5700 JB |
3178 | config ARCH_SUSPEND_POSSIBLE |
3179 | def_bool y | |
3f5b3e17 | 3180 | depends on SYS_SUPPORTS_HOTPLUG_CPU || !SMP |
f4cb5700 | 3181 | |
2116245e | 3182 | source "kernel/power/Kconfig" |
952fa954 | 3183 | |
1da177e4 LT |
3184 | endmenu |
3185 | ||
7a998935 VK |
3186 | config MIPS_EXTERNAL_TIMER |
3187 | bool | |
3188 | ||
7a998935 | 3189 | menu "CPU Power Management" |
c095ebaf PB |
3190 | |
3191 | if CPU_SUPPORTS_CPUFREQ && MIPS_EXTERNAL_TIMER | |
7a998935 | 3192 | source "drivers/cpufreq/Kconfig" |
7a998935 | 3193 | endif |
9726b43a | 3194 | |
c095ebaf PB |
3195 | source "drivers/cpuidle/Kconfig" |
3196 | ||
3197 | endmenu | |
3198 | ||
98cdee0e RB |
3199 | source "drivers/firmware/Kconfig" |
3200 | ||
2235a54d | 3201 | source "arch/mips/kvm/Kconfig" |