]>
Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
7916c354 SS |
2 | * Copyright 2000, 2008 MontaVista Software Inc. |
3 | * Author: MontaVista Software, Inc. <source@mvista.com> | |
1da177e4 LT |
4 | * |
5 | * This program is free software; you can redistribute it and/or modify it | |
6 | * under the terms of the GNU General Public License as published by the | |
7 | * Free Software Foundation; either version 2 of the License, or (at your | |
8 | * option) any later version. | |
9 | * | |
10 | * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED | |
11 | * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF | |
12 | * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN | |
13 | * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, | |
14 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT | |
15 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF | |
16 | * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON | |
17 | * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
18 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF | |
19 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
20 | * | |
21 | * You should have received a copy of the GNU General Public License along | |
22 | * with this program; if not, write to the Free Software Foundation, Inc., | |
23 | * 675 Mass Ave, Cambridge, MA 02139, USA. | |
24 | */ | |
ce28f94c | 25 | |
1da177e4 | 26 | #include <linux/delay.h> |
ce65cc8f | 27 | #include <linux/gpio.h> |
23ba25d5 ML |
28 | #include <linux/init.h> |
29 | #include <linux/interrupt.h> | |
1da177e4 LT |
30 | #include <asm/mach-au1x00/au1000.h> |
31 | #include <asm/mach-pb1x00/pb1000.h> | |
7179380e | 32 | #include <prom.h> |
1da177e4 | 33 | |
23ba25d5 | 34 | |
23ba25d5 ML |
35 | const char *get_system_type(void) |
36 | { | |
37 | return "Alchemy Pb1000"; | |
38 | } | |
39 | ||
49a89efb | 40 | void board_reset(void) |
1da177e4 LT |
41 | { |
42 | } | |
43 | ||
44 | void __init board_setup(void) | |
45 | { | |
46 | u32 pin_func, static_cfg0; | |
47 | u32 sys_freqctrl, sys_clksrc; | |
48 | u32 prid = read_c0_prid(); | |
32fc0ade FF |
49 | char *argptr; |
50 | ||
51 | sys_freqctrl = 0; | |
52 | sys_clksrc = 0; | |
53 | argptr = prom_getcmdline(); | |
1da177e4 | 54 | |
7179380e | 55 | #ifdef CONFIG_SERIAL_8250_CONSOLE |
7179380e ML |
56 | argptr = strstr(argptr, "console="); |
57 | if (argptr == NULL) { | |
58 | argptr = prom_getcmdline(); | |
59 | strcat(argptr, " console=ttyS0,115200"); | |
60 | } | |
61 | #endif | |
62 | ||
7916c354 | 63 | /* Set AUX clock to 12 MHz * 8 = 96 MHz */ |
1da177e4 LT |
64 | au_writel(8, SYS_AUXPLL); |
65 | au_writel(0, SYS_PINSTATERD); | |
66 | udelay(100); | |
67 | ||
f708631a | 68 | #if defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE) |
7916c354 | 69 | /* Zero and disable FREQ2 */ |
1da177e4 LT |
70 | sys_freqctrl = au_readl(SYS_FREQCTRL0); |
71 | sys_freqctrl &= ~0xFFF00000; | |
72 | au_writel(sys_freqctrl, SYS_FREQCTRL0); | |
73 | ||
7916c354 | 74 | /* Zero and disable USBH/USBD clocks */ |
1da177e4 | 75 | sys_clksrc = au_readl(SYS_CLKSRC); |
7916c354 SS |
76 | sys_clksrc &= ~(SYS_CS_CUD | SYS_CS_DUD | SYS_CS_MUD_MASK | |
77 | SYS_CS_CUH | SYS_CS_DUH | SYS_CS_MUH_MASK); | |
1da177e4 LT |
78 | au_writel(sys_clksrc, SYS_CLKSRC); |
79 | ||
80 | sys_freqctrl = au_readl(SYS_FREQCTRL0); | |
81 | sys_freqctrl &= ~0xFFF00000; | |
82 | ||
83 | sys_clksrc = au_readl(SYS_CLKSRC); | |
7916c354 SS |
84 | sys_clksrc &= ~(SYS_CS_CUD | SYS_CS_DUD | SYS_CS_MUD_MASK | |
85 | SYS_CS_CUH | SYS_CS_DUH | SYS_CS_MUH_MASK); | |
1da177e4 | 86 | |
7916c354 | 87 | switch (prid & 0x000000FF) { |
1da177e4 LT |
88 | case 0x00: /* DA */ |
89 | case 0x01: /* HA */ | |
90 | case 0x02: /* HB */ | |
7916c354 SS |
91 | /* CPU core freq to 48 MHz to slow it way down... */ |
92 | au_writel(4, SYS_CPUPLL); | |
1da177e4 | 93 | |
7916c354 SS |
94 | /* |
95 | * Setup 48 MHz FREQ2 from CPUPLL for USB Host | |
96 | * FRDIV2 = 3 -> div by 8 of 384 MHz -> 48 MHz | |
97 | */ | |
98 | sys_freqctrl |= (3 << SYS_FC_FRDIV2_BIT) | SYS_FC_FE2; | |
99 | au_writel(sys_freqctrl, SYS_FREQCTRL0); | |
1da177e4 | 100 | |
7916c354 SS |
101 | /* CPU core freq to 384 MHz */ |
102 | au_writel(0x20, SYS_CPUPLL); | |
1da177e4 | 103 | |
7916c354 | 104 | printk(KERN_INFO "Au1000: 48 MHz OHCI workaround enabled\n"); |
1da177e4 LT |
105 | break; |
106 | ||
7916c354 SS |
107 | default: /* HC and newer */ |
108 | /* FREQ2 = aux / 2 = 48 MHz */ | |
109 | sys_freqctrl |= (0 << SYS_FC_FRDIV2_BIT) | | |
110 | SYS_FC_FE2 | SYS_FC_FS2; | |
111 | au_writel(sys_freqctrl, SYS_FREQCTRL0); | |
1da177e4 LT |
112 | break; |
113 | } | |
114 | ||
115 | /* | |
7916c354 | 116 | * Route 48 MHz FREQ2 into USB Host and/or Device |
1da177e4 | 117 | */ |
7916c354 | 118 | sys_clksrc |= SYS_CS_MUX_FQ2 << SYS_CS_MUH_BIT; |
1da177e4 LT |
119 | au_writel(sys_clksrc, SYS_CLKSRC); |
120 | ||
7916c354 SS |
121 | /* Configure pins GPIO[14:9] as GPIO */ |
122 | pin_func = au_readl(SYS_PINFUNC) & ~(SYS_PF_UR3 | SYS_PF_USB); | |
1da177e4 | 123 | |
7916c354 SS |
124 | /* 2nd USB port is USB host */ |
125 | pin_func |= SYS_PF_USB; | |
5536b235 | 126 | |
1da177e4 | 127 | au_writel(pin_func, SYS_PINFUNC); |
ce65cc8f ML |
128 | |
129 | alchemy_gpio_direction_input(11); | |
130 | alchemy_gpio_direction_input(13); | |
131 | alchemy_gpio_direction_output(4, 0); | |
132 | alchemy_gpio_direction_output(5, 0); | |
f708631a | 133 | #endif /* defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE) */ |
1da177e4 | 134 | |
7916c354 SS |
135 | /* Make GPIO 15 an input (for interrupt line) */ |
136 | pin_func = au_readl(SYS_PINFUNC) & ~SYS_PF_IRF; | |
137 | /* We don't need I2S, so make it available for GPIO[31:29] */ | |
138 | pin_func |= SYS_PF_I2S; | |
1da177e4 LT |
139 | au_writel(pin_func, SYS_PINFUNC); |
140 | ||
ce65cc8f | 141 | alchemy_gpio_direction_input(15); |
1da177e4 | 142 | |
7916c354 | 143 | static_cfg0 = au_readl(MEM_STCFG0) & ~0xc00; |
1da177e4 LT |
144 | au_writel(static_cfg0, MEM_STCFG0); |
145 | ||
7916c354 | 146 | /* configure RCE2* for LCD */ |
1da177e4 LT |
147 | au_writel(0x00000004, MEM_STCFG2); |
148 | ||
7916c354 | 149 | /* MEM_STTIME2 */ |
1da177e4 LT |
150 | au_writel(0x09000000, MEM_STTIME2); |
151 | ||
7916c354 | 152 | /* Set 32-bit base address decoding for RCE2* */ |
1da177e4 LT |
153 | au_writel(0x10003ff0, MEM_STADDR2); |
154 | ||
7916c354 SS |
155 | /* |
156 | * PCI CPLD setup | |
157 | * Expand CE0 to cover PCI | |
158 | */ | |
1da177e4 LT |
159 | au_writel(0x11803e40, MEM_STADDR1); |
160 | ||
7916c354 | 161 | /* Burst visibility on */ |
1da177e4 LT |
162 | au_writel(au_readl(MEM_STCFG0) | 0x1000, MEM_STCFG0); |
163 | ||
7916c354 SS |
164 | au_writel(0x83, MEM_STCFG1); /* ewait enabled, flash timing */ |
165 | au_writel(0x33030a10, MEM_STTIME1); /* slower timing for FPGA */ | |
1da177e4 | 166 | |
7916c354 | 167 | /* Setup the static bus controller */ |
1da177e4 LT |
168 | au_writel(0x00000002, MEM_STCFG3); /* type = PCMCIA */ |
169 | au_writel(0x280E3D07, MEM_STTIME3); /* 250ns cycle time */ | |
170 | au_writel(0x10000000, MEM_STADDR3); /* any PCMCIA select */ | |
171 | ||
7916c354 SS |
172 | /* |
173 | * Enable Au1000 BCLK switching - note: sed1356 must not use | |
174 | * its BCLK (Au1000 LCLK) for any timings | |
175 | */ | |
176 | switch (prid & 0x000000FF) { | |
1da177e4 LT |
177 | case 0x00: /* DA */ |
178 | case 0x01: /* HA */ | |
179 | case 0x02: /* HB */ | |
180 | break; | |
181 | default: /* HC and newer */ | |
7916c354 SS |
182 | /* |
183 | * Enable sys bus clock divider when IDLE state or no bus | |
184 | * activity. | |
185 | */ | |
1da177e4 LT |
186 | au_writel(au_readl(SYS_POWERCTRL) | (0x3 << 5), SYS_POWERCTRL); |
187 | break; | |
188 | } | |
189 | } | |
7e50b2b7 ML |
190 | |
191 | static int __init pb1000_init_irq(void) | |
192 | { | |
78814465 | 193 | set_irq_type(AU1000_GPIO15_INT, IRQF_TRIGGER_LOW); |
7e50b2b7 ML |
194 | return 0; |
195 | } | |
196 | arch_initcall(pb1000_init_irq); |