]>
Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
7916c354 SS |
2 | * Copyright 2000, 2008 MontaVista Software Inc. |
3 | * Author: MontaVista Software, Inc. <source@mvista.com> | |
1da177e4 LT |
4 | * |
5 | * This program is free software; you can redistribute it and/or modify it | |
6 | * under the terms of the GNU General Public License as published by the | |
7 | * Free Software Foundation; either version 2 of the License, or (at your | |
8 | * option) any later version. | |
9 | * | |
10 | * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED | |
11 | * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF | |
12 | * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN | |
13 | * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, | |
14 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT | |
15 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF | |
16 | * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON | |
17 | * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT | |
18 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF | |
19 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
20 | * | |
21 | * You should have received a copy of the GNU General Public License along | |
22 | * with this program; if not, write to the Free Software Foundation, Inc., | |
23 | * 675 Mass Ave, Cambridge, MA 02139, USA. | |
24 | */ | |
ce28f94c | 25 | |
1da177e4 | 26 | #include <linux/init.h> |
1da177e4 LT |
27 | #include <linux/delay.h> |
28 | ||
1da177e4 LT |
29 | #include <asm/mach-au1x00/au1000.h> |
30 | #include <asm/mach-pb1x00/pb1000.h> | |
31 | ||
49a89efb | 32 | void board_reset(void) |
1da177e4 LT |
33 | { |
34 | } | |
35 | ||
36 | void __init board_setup(void) | |
37 | { | |
38 | u32 pin_func, static_cfg0; | |
39 | u32 sys_freqctrl, sys_clksrc; | |
40 | u32 prid = read_c0_prid(); | |
41 | ||
7916c354 | 42 | /* Set AUX clock to 12 MHz * 8 = 96 MHz */ |
1da177e4 LT |
43 | au_writel(8, SYS_AUXPLL); |
44 | au_writel(0, SYS_PINSTATERD); | |
45 | udelay(100); | |
46 | ||
f708631a | 47 | #if defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE) |
7916c354 | 48 | /* Zero and disable FREQ2 */ |
1da177e4 LT |
49 | sys_freqctrl = au_readl(SYS_FREQCTRL0); |
50 | sys_freqctrl &= ~0xFFF00000; | |
51 | au_writel(sys_freqctrl, SYS_FREQCTRL0); | |
52 | ||
7916c354 | 53 | /* Zero and disable USBH/USBD clocks */ |
1da177e4 | 54 | sys_clksrc = au_readl(SYS_CLKSRC); |
7916c354 SS |
55 | sys_clksrc &= ~(SYS_CS_CUD | SYS_CS_DUD | SYS_CS_MUD_MASK | |
56 | SYS_CS_CUH | SYS_CS_DUH | SYS_CS_MUH_MASK); | |
1da177e4 LT |
57 | au_writel(sys_clksrc, SYS_CLKSRC); |
58 | ||
59 | sys_freqctrl = au_readl(SYS_FREQCTRL0); | |
60 | sys_freqctrl &= ~0xFFF00000; | |
61 | ||
62 | sys_clksrc = au_readl(SYS_CLKSRC); | |
7916c354 SS |
63 | sys_clksrc &= ~(SYS_CS_CUD | SYS_CS_DUD | SYS_CS_MUD_MASK | |
64 | SYS_CS_CUH | SYS_CS_DUH | SYS_CS_MUH_MASK); | |
1da177e4 | 65 | |
7916c354 | 66 | switch (prid & 0x000000FF) { |
1da177e4 LT |
67 | case 0x00: /* DA */ |
68 | case 0x01: /* HA */ | |
69 | case 0x02: /* HB */ | |
7916c354 SS |
70 | /* CPU core freq to 48 MHz to slow it way down... */ |
71 | au_writel(4, SYS_CPUPLL); | |
1da177e4 | 72 | |
7916c354 SS |
73 | /* |
74 | * Setup 48 MHz FREQ2 from CPUPLL for USB Host | |
75 | * FRDIV2 = 3 -> div by 8 of 384 MHz -> 48 MHz | |
76 | */ | |
77 | sys_freqctrl |= (3 << SYS_FC_FRDIV2_BIT) | SYS_FC_FE2; | |
78 | au_writel(sys_freqctrl, SYS_FREQCTRL0); | |
1da177e4 | 79 | |
7916c354 SS |
80 | /* CPU core freq to 384 MHz */ |
81 | au_writel(0x20, SYS_CPUPLL); | |
1da177e4 | 82 | |
7916c354 | 83 | printk(KERN_INFO "Au1000: 48 MHz OHCI workaround enabled\n"); |
1da177e4 LT |
84 | break; |
85 | ||
7916c354 SS |
86 | default: /* HC and newer */ |
87 | /* FREQ2 = aux / 2 = 48 MHz */ | |
88 | sys_freqctrl |= (0 << SYS_FC_FRDIV2_BIT) | | |
89 | SYS_FC_FE2 | SYS_FC_FS2; | |
90 | au_writel(sys_freqctrl, SYS_FREQCTRL0); | |
1da177e4 LT |
91 | break; |
92 | } | |
93 | ||
94 | /* | |
7916c354 | 95 | * Route 48 MHz FREQ2 into USB Host and/or Device |
1da177e4 | 96 | */ |
7916c354 | 97 | sys_clksrc |= SYS_CS_MUX_FQ2 << SYS_CS_MUH_BIT; |
1da177e4 LT |
98 | au_writel(sys_clksrc, SYS_CLKSRC); |
99 | ||
7916c354 SS |
100 | /* Configure pins GPIO[14:9] as GPIO */ |
101 | pin_func = au_readl(SYS_PINFUNC) & ~(SYS_PF_UR3 | SYS_PF_USB); | |
1da177e4 | 102 | |
7916c354 SS |
103 | /* 2nd USB port is USB host */ |
104 | pin_func |= SYS_PF_USB; | |
5536b235 | 105 | |
1da177e4 LT |
106 | au_writel(pin_func, SYS_PINFUNC); |
107 | au_writel(0x2800, SYS_TRIOUTCLR); | |
108 | au_writel(0x0030, SYS_OUTPUTCLR); | |
f708631a | 109 | #endif /* defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE) */ |
1da177e4 | 110 | |
7916c354 SS |
111 | /* Make GPIO 15 an input (for interrupt line) */ |
112 | pin_func = au_readl(SYS_PINFUNC) & ~SYS_PF_IRF; | |
113 | /* We don't need I2S, so make it available for GPIO[31:29] */ | |
114 | pin_func |= SYS_PF_I2S; | |
1da177e4 LT |
115 | au_writel(pin_func, SYS_PINFUNC); |
116 | ||
117 | au_writel(0x8000, SYS_TRIOUTCLR); | |
118 | ||
7916c354 | 119 | static_cfg0 = au_readl(MEM_STCFG0) & ~0xc00; |
1da177e4 LT |
120 | au_writel(static_cfg0, MEM_STCFG0); |
121 | ||
7916c354 | 122 | /* configure RCE2* for LCD */ |
1da177e4 LT |
123 | au_writel(0x00000004, MEM_STCFG2); |
124 | ||
7916c354 | 125 | /* MEM_STTIME2 */ |
1da177e4 LT |
126 | au_writel(0x09000000, MEM_STTIME2); |
127 | ||
7916c354 | 128 | /* Set 32-bit base address decoding for RCE2* */ |
1da177e4 LT |
129 | au_writel(0x10003ff0, MEM_STADDR2); |
130 | ||
7916c354 SS |
131 | /* |
132 | * PCI CPLD setup | |
133 | * Expand CE0 to cover PCI | |
134 | */ | |
1da177e4 LT |
135 | au_writel(0x11803e40, MEM_STADDR1); |
136 | ||
7916c354 | 137 | /* Burst visibility on */ |
1da177e4 LT |
138 | au_writel(au_readl(MEM_STCFG0) | 0x1000, MEM_STCFG0); |
139 | ||
7916c354 SS |
140 | au_writel(0x83, MEM_STCFG1); /* ewait enabled, flash timing */ |
141 | au_writel(0x33030a10, MEM_STTIME1); /* slower timing for FPGA */ | |
1da177e4 | 142 | |
7916c354 | 143 | /* Setup the static bus controller */ |
1da177e4 LT |
144 | au_writel(0x00000002, MEM_STCFG3); /* type = PCMCIA */ |
145 | au_writel(0x280E3D07, MEM_STTIME3); /* 250ns cycle time */ | |
146 | au_writel(0x10000000, MEM_STADDR3); /* any PCMCIA select */ | |
147 | ||
7916c354 SS |
148 | /* |
149 | * Enable Au1000 BCLK switching - note: sed1356 must not use | |
150 | * its BCLK (Au1000 LCLK) for any timings | |
151 | */ | |
152 | switch (prid & 0x000000FF) { | |
1da177e4 LT |
153 | case 0x00: /* DA */ |
154 | case 0x01: /* HA */ | |
155 | case 0x02: /* HB */ | |
156 | break; | |
157 | default: /* HC and newer */ | |
7916c354 SS |
158 | /* |
159 | * Enable sys bus clock divider when IDLE state or no bus | |
160 | * activity. | |
161 | */ | |
1da177e4 LT |
162 | au_writel(au_readl(SYS_POWERCTRL) | (0x3 << 5), SYS_POWERCTRL); |
163 | break; | |
164 | } | |
165 | } |