]>
Commit | Line | Data |
---|---|---|
e7300d04 MB |
1 | /* |
2 | * This file is subject to the terms and conditions of the GNU General Public | |
3 | * License. See the file "COPYING" in the main directory of this archive | |
4 | * for more details. | |
5 | * | |
6 | * Copyright (C) 2008 Maxime Bizon <mbizon@freebox.fr> | |
7 | * Copyright (C) 2008 Nicolas Schichan <nschichan@freebox.fr> | |
8 | */ | |
9 | ||
10 | #include <linux/kernel.h> | |
11 | #include <linux/init.h> | |
12 | #include <linux/interrupt.h> | |
ca4d3e67 | 13 | #include <linux/irq.h> |
74b8ca3f | 14 | #include <linux/spinlock.h> |
e7300d04 MB |
15 | #include <asm/irq_cpu.h> |
16 | #include <asm/mipsregs.h> | |
17 | #include <bcm63xx_cpu.h> | |
18 | #include <bcm63xx_regs.h> | |
19 | #include <bcm63xx_io.h> | |
20 | #include <bcm63xx_irq.h> | |
21 | ||
7a9fd14d | 22 | |
74b8ca3f JG |
23 | static DEFINE_SPINLOCK(ipic_lock); |
24 | static DEFINE_SPINLOCK(epic_lock); | |
25 | ||
cc81d7f3 JG |
26 | static u32 irq_stat_addr[2]; |
27 | static u32 irq_mask_addr[2]; | |
7a9fd14d | 28 | static void (*dispatch_internal)(int cpu); |
37c42a74 | 29 | static int is_ext_irq_cascaded; |
6224892c | 30 | static unsigned int ext_irq_count; |
37c42a74 | 31 | static unsigned int ext_irq_start, ext_irq_end; |
6224892c | 32 | static unsigned int ext_irq_cfg_reg1, ext_irq_cfg_reg2; |
553e25b3 | 33 | static void (*internal_irq_mask)(struct irq_data *d); |
b37f0f69 | 34 | static void (*internal_irq_unmask)(struct irq_data *d, const struct cpumask *m); |
f61cced9 | 35 | |
f61cced9 | 36 | |
6224892c MB |
37 | static inline u32 get_ext_irq_perf_reg(int irq) |
38 | { | |
39 | if (irq < 4) | |
40 | return ext_irq_cfg_reg1; | |
41 | return ext_irq_cfg_reg2; | |
42 | } | |
43 | ||
f61cced9 MB |
44 | static inline void handle_internal(int intbit) |
45 | { | |
37c42a74 MB |
46 | if (is_ext_irq_cascaded && |
47 | intbit >= ext_irq_start && intbit <= ext_irq_end) | |
48 | do_IRQ(intbit - ext_irq_start + IRQ_EXTERNAL_BASE); | |
49 | else | |
50 | do_IRQ(intbit + IRQ_INTERNAL_BASE); | |
f61cced9 MB |
51 | } |
52 | ||
b37f0f69 JG |
53 | static inline int enable_irq_for_cpu(int cpu, struct irq_data *d, |
54 | const struct cpumask *m) | |
55 | { | |
56 | bool enable = cpu_online(cpu); | |
57 | ||
58 | #ifdef CONFIG_SMP | |
59 | if (m) | |
8dd92891 | 60 | enable &= cpumask_test_cpu(cpu, m); |
b37f0f69 | 61 | else if (irqd_affinity_was_set(d)) |
5c159422 | 62 | enable &= cpumask_test_cpu(cpu, irq_data_get_affinity_mask(d)); |
b37f0f69 JG |
63 | #endif |
64 | return enable; | |
65 | } | |
66 | ||
e7300d04 MB |
67 | /* |
68 | * dispatch internal devices IRQ (uart, enet, watchdog, ...). do not | |
69 | * prioritize any interrupt relatively to another. the static counter | |
70 | * will resume the loop where it ended the last time we left this | |
71 | * function. | |
72 | */ | |
e7300d04 | 73 | |
86ee4333 | 74 | #define BUILD_IPIC_INTERNAL(width) \ |
7a9fd14d | 75 | void __dispatch_internal_##width(int cpu) \ |
86ee4333 JG |
76 | { \ |
77 | u32 pending[width / 32]; \ | |
78 | unsigned int src, tgt; \ | |
79 | bool irqs_pending = false; \ | |
7a9fd14d JG |
80 | static unsigned int i[2]; \ |
81 | unsigned int *next = &i[cpu]; \ | |
74b8ca3f | 82 | unsigned long flags; \ |
86ee4333 JG |
83 | \ |
84 | /* read registers in reverse order */ \ | |
74b8ca3f | 85 | spin_lock_irqsave(&ipic_lock, flags); \ |
86ee4333 JG |
86 | for (src = 0, tgt = (width / 32); src < (width / 32); src++) { \ |
87 | u32 val; \ | |
88 | \ | |
7a9fd14d JG |
89 | val = bcm_readl(irq_stat_addr[cpu] + src * sizeof(u32)); \ |
90 | val &= bcm_readl(irq_mask_addr[cpu] + src * sizeof(u32)); \ | |
86ee4333 JG |
91 | pending[--tgt] = val; \ |
92 | \ | |
93 | if (val) \ | |
94 | irqs_pending = true; \ | |
95 | } \ | |
74b8ca3f | 96 | spin_unlock_irqrestore(&ipic_lock, flags); \ |
86ee4333 JG |
97 | \ |
98 | if (!irqs_pending) \ | |
99 | return; \ | |
100 | \ | |
101 | while (1) { \ | |
7a9fd14d | 102 | unsigned int to_call = *next; \ |
86ee4333 | 103 | \ |
7a9fd14d | 104 | *next = (*next + 1) & (width - 1); \ |
86ee4333 JG |
105 | if (pending[to_call / 32] & (1 << (to_call & 0x1f))) { \ |
106 | handle_internal(to_call); \ | |
107 | break; \ | |
108 | } \ | |
109 | } \ | |
110 | } \ | |
111 | \ | |
553e25b3 | 112 | static void __internal_irq_mask_##width(struct irq_data *d) \ |
86ee4333 JG |
113 | { \ |
114 | u32 val; \ | |
553e25b3 | 115 | unsigned irq = d->irq - IRQ_INTERNAL_BASE; \ |
86ee4333 JG |
116 | unsigned reg = (irq / 32) ^ (width/32 - 1); \ |
117 | unsigned bit = irq & 0x1f; \ | |
74b8ca3f | 118 | unsigned long flags; \ |
56d53eae | 119 | int cpu; \ |
86ee4333 | 120 | \ |
74b8ca3f | 121 | spin_lock_irqsave(&ipic_lock, flags); \ |
56d53eae JG |
122 | for_each_present_cpu(cpu) { \ |
123 | if (!irq_mask_addr[cpu]) \ | |
124 | break; \ | |
125 | \ | |
126 | val = bcm_readl(irq_mask_addr[cpu] + reg * sizeof(u32));\ | |
127 | val &= ~(1 << bit); \ | |
128 | bcm_writel(val, irq_mask_addr[cpu] + reg * sizeof(u32));\ | |
129 | } \ | |
74b8ca3f | 130 | spin_unlock_irqrestore(&ipic_lock, flags); \ |
86ee4333 JG |
131 | } \ |
132 | \ | |
b37f0f69 JG |
133 | static void __internal_irq_unmask_##width(struct irq_data *d, \ |
134 | const struct cpumask *m) \ | |
86ee4333 JG |
135 | { \ |
136 | u32 val; \ | |
553e25b3 | 137 | unsigned irq = d->irq - IRQ_INTERNAL_BASE; \ |
86ee4333 JG |
138 | unsigned reg = (irq / 32) ^ (width/32 - 1); \ |
139 | unsigned bit = irq & 0x1f; \ | |
74b8ca3f | 140 | unsigned long flags; \ |
56d53eae | 141 | int cpu; \ |
86ee4333 | 142 | \ |
74b8ca3f | 143 | spin_lock_irqsave(&ipic_lock, flags); \ |
56d53eae JG |
144 | for_each_present_cpu(cpu) { \ |
145 | if (!irq_mask_addr[cpu]) \ | |
146 | break; \ | |
147 | \ | |
148 | val = bcm_readl(irq_mask_addr[cpu] + reg * sizeof(u32));\ | |
b37f0f69 | 149 | if (enable_irq_for_cpu(cpu, d, m)) \ |
56d53eae JG |
150 | val |= (1 << bit); \ |
151 | else \ | |
152 | val &= ~(1 << bit); \ | |
153 | bcm_writel(val, irq_mask_addr[cpu] + reg * sizeof(u32));\ | |
154 | } \ | |
74b8ca3f | 155 | spin_unlock_irqrestore(&ipic_lock, flags); \ |
e7300d04 MB |
156 | } |
157 | ||
86ee4333 JG |
158 | BUILD_IPIC_INTERNAL(32); |
159 | BUILD_IPIC_INTERNAL(64); | |
71a43927 | 160 | |
e7300d04 MB |
161 | asmlinkage void plat_irq_dispatch(void) |
162 | { | |
163 | u32 cause; | |
164 | ||
165 | do { | |
166 | cause = read_c0_cause() & read_c0_status() & ST0_IM; | |
167 | ||
168 | if (!cause) | |
169 | break; | |
170 | ||
171 | if (cause & CAUSEF_IP7) | |
172 | do_IRQ(7); | |
937ad104 KC |
173 | if (cause & CAUSEF_IP0) |
174 | do_IRQ(0); | |
175 | if (cause & CAUSEF_IP1) | |
176 | do_IRQ(1); | |
e7300d04 | 177 | if (cause & CAUSEF_IP2) |
7a9fd14d | 178 | dispatch_internal(0); |
56d53eae JG |
179 | if (is_ext_irq_cascaded) { |
180 | if (cause & CAUSEF_IP3) | |
181 | dispatch_internal(1); | |
182 | } else { | |
37c42a74 MB |
183 | if (cause & CAUSEF_IP3) |
184 | do_IRQ(IRQ_EXT_0); | |
185 | if (cause & CAUSEF_IP4) | |
186 | do_IRQ(IRQ_EXT_1); | |
187 | if (cause & CAUSEF_IP5) | |
188 | do_IRQ(IRQ_EXT_2); | |
189 | if (cause & CAUSEF_IP6) | |
190 | do_IRQ(IRQ_EXT_3); | |
191 | } | |
e7300d04 MB |
192 | } while (1); |
193 | } | |
194 | ||
195 | /* | |
196 | * internal IRQs operations: only mask/unmask on PERF irq mask | |
197 | * register. | |
198 | */ | |
37c42a74 MB |
199 | static void bcm63xx_internal_irq_mask(struct irq_data *d) |
200 | { | |
553e25b3 | 201 | internal_irq_mask(d); |
37c42a74 MB |
202 | } |
203 | ||
204 | static void bcm63xx_internal_irq_unmask(struct irq_data *d) | |
205 | { | |
b37f0f69 | 206 | internal_irq_unmask(d, NULL); |
37c42a74 MB |
207 | } |
208 | ||
e7300d04 MB |
209 | /* |
210 | * external IRQs operations: mask/unmask and clear on PERF external | |
211 | * irq control register. | |
212 | */ | |
93f29361 | 213 | static void bcm63xx_external_irq_mask(struct irq_data *d) |
e7300d04 | 214 | { |
37c42a74 | 215 | unsigned int irq = d->irq - IRQ_EXTERNAL_BASE; |
6224892c | 216 | u32 reg, regaddr; |
74b8ca3f | 217 | unsigned long flags; |
e7300d04 | 218 | |
6224892c | 219 | regaddr = get_ext_irq_perf_reg(irq); |
74b8ca3f | 220 | spin_lock_irqsave(&epic_lock, flags); |
6224892c MB |
221 | reg = bcm_perf_readl(regaddr); |
222 | ||
223 | if (BCMCPU_IS_6348()) | |
224 | reg &= ~EXTIRQ_CFG_MASK_6348(irq % 4); | |
225 | else | |
226 | reg &= ~EXTIRQ_CFG_MASK(irq % 4); | |
227 | ||
228 | bcm_perf_writel(reg, regaddr); | |
74b8ca3f JG |
229 | spin_unlock_irqrestore(&epic_lock, flags); |
230 | ||
37c42a74 | 231 | if (is_ext_irq_cascaded) |
553e25b3 | 232 | internal_irq_mask(irq_get_irq_data(irq + ext_irq_start)); |
e7300d04 MB |
233 | } |
234 | ||
93f29361 | 235 | static void bcm63xx_external_irq_unmask(struct irq_data *d) |
e7300d04 | 236 | { |
37c42a74 | 237 | unsigned int irq = d->irq - IRQ_EXTERNAL_BASE; |
6224892c | 238 | u32 reg, regaddr; |
74b8ca3f | 239 | unsigned long flags; |
6224892c MB |
240 | |
241 | regaddr = get_ext_irq_perf_reg(irq); | |
74b8ca3f | 242 | spin_lock_irqsave(&epic_lock, flags); |
6224892c MB |
243 | reg = bcm_perf_readl(regaddr); |
244 | ||
245 | if (BCMCPU_IS_6348()) | |
246 | reg |= EXTIRQ_CFG_MASK_6348(irq % 4); | |
247 | else | |
248 | reg |= EXTIRQ_CFG_MASK(irq % 4); | |
249 | ||
250 | bcm_perf_writel(reg, regaddr); | |
74b8ca3f | 251 | spin_unlock_irqrestore(&epic_lock, flags); |
e7300d04 | 252 | |
37c42a74 | 253 | if (is_ext_irq_cascaded) |
b37f0f69 JG |
254 | internal_irq_unmask(irq_get_irq_data(irq + ext_irq_start), |
255 | NULL); | |
e7300d04 MB |
256 | } |
257 | ||
93f29361 | 258 | static void bcm63xx_external_irq_clear(struct irq_data *d) |
e7300d04 | 259 | { |
37c42a74 | 260 | unsigned int irq = d->irq - IRQ_EXTERNAL_BASE; |
6224892c | 261 | u32 reg, regaddr; |
74b8ca3f | 262 | unsigned long flags; |
6224892c MB |
263 | |
264 | regaddr = get_ext_irq_perf_reg(irq); | |
74b8ca3f | 265 | spin_lock_irqsave(&epic_lock, flags); |
6224892c | 266 | reg = bcm_perf_readl(regaddr); |
e7300d04 | 267 | |
6224892c MB |
268 | if (BCMCPU_IS_6348()) |
269 | reg |= EXTIRQ_CFG_CLEAR_6348(irq % 4); | |
270 | else | |
271 | reg |= EXTIRQ_CFG_CLEAR(irq % 4); | |
272 | ||
273 | bcm_perf_writel(reg, regaddr); | |
74b8ca3f | 274 | spin_unlock_irqrestore(&epic_lock, flags); |
e7300d04 MB |
275 | } |
276 | ||
93f29361 | 277 | static int bcm63xx_external_irq_set_type(struct irq_data *d, |
e7300d04 MB |
278 | unsigned int flow_type) |
279 | { | |
37c42a74 | 280 | unsigned int irq = d->irq - IRQ_EXTERNAL_BASE; |
6224892c MB |
281 | u32 reg, regaddr; |
282 | int levelsense, sense, bothedge; | |
74b8ca3f | 283 | unsigned long flags; |
e7300d04 MB |
284 | |
285 | flow_type &= IRQ_TYPE_SENSE_MASK; | |
286 | ||
287 | if (flow_type == IRQ_TYPE_NONE) | |
288 | flow_type = IRQ_TYPE_LEVEL_LOW; | |
289 | ||
6224892c | 290 | levelsense = sense = bothedge = 0; |
e7300d04 MB |
291 | switch (flow_type) { |
292 | case IRQ_TYPE_EDGE_BOTH: | |
6224892c | 293 | bothedge = 1; |
e7300d04 MB |
294 | break; |
295 | ||
296 | case IRQ_TYPE_EDGE_RISING: | |
6224892c | 297 | sense = 1; |
e7300d04 MB |
298 | break; |
299 | ||
300 | case IRQ_TYPE_EDGE_FALLING: | |
e7300d04 MB |
301 | break; |
302 | ||
303 | case IRQ_TYPE_LEVEL_HIGH: | |
6224892c MB |
304 | levelsense = 1; |
305 | sense = 1; | |
e7300d04 MB |
306 | break; |
307 | ||
308 | case IRQ_TYPE_LEVEL_LOW: | |
6224892c | 309 | levelsense = 1; |
e7300d04 MB |
310 | break; |
311 | ||
312 | default: | |
63893ea5 | 313 | pr_err("bogus flow type combination given !\n"); |
e7300d04 MB |
314 | return -EINVAL; |
315 | } | |
6224892c MB |
316 | |
317 | regaddr = get_ext_irq_perf_reg(irq); | |
74b8ca3f | 318 | spin_lock_irqsave(&epic_lock, flags); |
6224892c MB |
319 | reg = bcm_perf_readl(regaddr); |
320 | irq %= 4; | |
321 | ||
58e380af MB |
322 | switch (bcm63xx_get_cpu_id()) { |
323 | case BCM6348_CPU_ID: | |
6224892c MB |
324 | if (levelsense) |
325 | reg |= EXTIRQ_CFG_LEVELSENSE_6348(irq); | |
326 | else | |
327 | reg &= ~EXTIRQ_CFG_LEVELSENSE_6348(irq); | |
328 | if (sense) | |
329 | reg |= EXTIRQ_CFG_SENSE_6348(irq); | |
330 | else | |
331 | reg &= ~EXTIRQ_CFG_SENSE_6348(irq); | |
332 | if (bothedge) | |
333 | reg |= EXTIRQ_CFG_BOTHEDGE_6348(irq); | |
334 | else | |
335 | reg &= ~EXTIRQ_CFG_BOTHEDGE_6348(irq); | |
58e380af | 336 | break; |
6224892c | 337 | |
7b933421 | 338 | case BCM3368_CPU_ID: |
58e380af MB |
339 | case BCM6328_CPU_ID: |
340 | case BCM6338_CPU_ID: | |
341 | case BCM6345_CPU_ID: | |
342 | case BCM6358_CPU_ID: | |
2c8aaf71 | 343 | case BCM6362_CPU_ID: |
58e380af | 344 | case BCM6368_CPU_ID: |
6224892c MB |
345 | if (levelsense) |
346 | reg |= EXTIRQ_CFG_LEVELSENSE(irq); | |
347 | else | |
348 | reg &= ~EXTIRQ_CFG_LEVELSENSE(irq); | |
349 | if (sense) | |
350 | reg |= EXTIRQ_CFG_SENSE(irq); | |
351 | else | |
352 | reg &= ~EXTIRQ_CFG_SENSE(irq); | |
353 | if (bothedge) | |
354 | reg |= EXTIRQ_CFG_BOTHEDGE(irq); | |
355 | else | |
356 | reg &= ~EXTIRQ_CFG_BOTHEDGE(irq); | |
58e380af MB |
357 | break; |
358 | default: | |
359 | BUG(); | |
6224892c MB |
360 | } |
361 | ||
362 | bcm_perf_writel(reg, regaddr); | |
74b8ca3f | 363 | spin_unlock_irqrestore(&epic_lock, flags); |
e7300d04 | 364 | |
93f29361 TG |
365 | irqd_set_trigger_type(d, flow_type); |
366 | if (flow_type & (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_LEVEL_HIGH)) | |
9154566e | 367 | irq_set_handler_locked(d, handle_level_irq); |
93f29361 | 368 | else |
9154566e | 369 | irq_set_handler_locked(d, handle_edge_irq); |
e7300d04 | 370 | |
93f29361 | 371 | return IRQ_SET_MASK_OK_NOCOPY; |
e7300d04 MB |
372 | } |
373 | ||
b37f0f69 JG |
374 | #ifdef CONFIG_SMP |
375 | static int bcm63xx_internal_set_affinity(struct irq_data *data, | |
376 | const struct cpumask *dest, | |
377 | bool force) | |
378 | { | |
379 | if (!irqd_irq_disabled(data)) | |
380 | internal_irq_unmask(data, dest); | |
381 | ||
382 | return 0; | |
383 | } | |
384 | #endif | |
385 | ||
e7300d04 MB |
386 | static struct irq_chip bcm63xx_internal_irq_chip = { |
387 | .name = "bcm63xx_ipic", | |
93f29361 TG |
388 | .irq_mask = bcm63xx_internal_irq_mask, |
389 | .irq_unmask = bcm63xx_internal_irq_unmask, | |
e7300d04 MB |
390 | }; |
391 | ||
392 | static struct irq_chip bcm63xx_external_irq_chip = { | |
393 | .name = "bcm63xx_epic", | |
93f29361 | 394 | .irq_ack = bcm63xx_external_irq_clear, |
e7300d04 | 395 | |
93f29361 TG |
396 | .irq_mask = bcm63xx_external_irq_mask, |
397 | .irq_unmask = bcm63xx_external_irq_unmask, | |
e7300d04 | 398 | |
93f29361 | 399 | .irq_set_type = bcm63xx_external_irq_set_type, |
e7300d04 MB |
400 | }; |
401 | ||
402 | static struct irqaction cpu_ip2_cascade_action = { | |
403 | .handler = no_action, | |
404 | .name = "cascade_ip2", | |
5a4a4ad8 | 405 | .flags = IRQF_NO_THREAD, |
e7300d04 MB |
406 | }; |
407 | ||
56d53eae JG |
408 | #ifdef CONFIG_SMP |
409 | static struct irqaction cpu_ip3_cascade_action = { | |
410 | .handler = no_action, | |
411 | .name = "cascade_ip3", | |
412 | .flags = IRQF_NO_THREAD, | |
413 | }; | |
414 | #endif | |
415 | ||
37c42a74 MB |
416 | static struct irqaction cpu_ext_cascade_action = { |
417 | .handler = no_action, | |
418 | .name = "cascade_extirq", | |
419 | .flags = IRQF_NO_THREAD, | |
420 | }; | |
421 | ||
a6dfde81 JG |
422 | static void bcm63xx_init_irq(void) |
423 | { | |
424 | int irq_bits; | |
425 | ||
cc81d7f3 JG |
426 | irq_stat_addr[0] = bcm63xx_regset_address(RSET_PERF); |
427 | irq_mask_addr[0] = bcm63xx_regset_address(RSET_PERF); | |
3534b5ce JG |
428 | irq_stat_addr[1] = bcm63xx_regset_address(RSET_PERF); |
429 | irq_mask_addr[1] = bcm63xx_regset_address(RSET_PERF); | |
a6dfde81 JG |
430 | |
431 | switch (bcm63xx_get_cpu_id()) { | |
432 | case BCM3368_CPU_ID: | |
cc81d7f3 JG |
433 | irq_stat_addr[0] += PERF_IRQSTAT_3368_REG; |
434 | irq_mask_addr[0] += PERF_IRQMASK_3368_REG; | |
3534b5ce | 435 | irq_stat_addr[1] = 0; |
bbc5367f | 436 | irq_mask_addr[1] = 0; |
a6dfde81 JG |
437 | irq_bits = 32; |
438 | ext_irq_count = 4; | |
439 | ext_irq_cfg_reg1 = PERF_EXTIRQ_CFG_REG_3368; | |
440 | break; | |
441 | case BCM6328_CPU_ID: | |
cc81d7f3 JG |
442 | irq_stat_addr[0] += PERF_IRQSTAT_6328_REG(0); |
443 | irq_mask_addr[0] += PERF_IRQMASK_6328_REG(0); | |
3534b5ce | 444 | irq_stat_addr[1] += PERF_IRQSTAT_6328_REG(1); |
bbc5367f | 445 | irq_mask_addr[1] += PERF_IRQMASK_6328_REG(1); |
a6dfde81 JG |
446 | irq_bits = 64; |
447 | ext_irq_count = 4; | |
448 | is_ext_irq_cascaded = 1; | |
449 | ext_irq_start = BCM_6328_EXT_IRQ0 - IRQ_INTERNAL_BASE; | |
450 | ext_irq_end = BCM_6328_EXT_IRQ3 - IRQ_INTERNAL_BASE; | |
451 | ext_irq_cfg_reg1 = PERF_EXTIRQ_CFG_REG_6328; | |
452 | break; | |
453 | case BCM6338_CPU_ID: | |
cc81d7f3 JG |
454 | irq_stat_addr[0] += PERF_IRQSTAT_6338_REG; |
455 | irq_mask_addr[0] += PERF_IRQMASK_6338_REG; | |
3534b5ce JG |
456 | irq_stat_addr[1] = 0; |
457 | irq_mask_addr[1] = 0; | |
a6dfde81 JG |
458 | irq_bits = 32; |
459 | ext_irq_count = 4; | |
460 | ext_irq_cfg_reg1 = PERF_EXTIRQ_CFG_REG_6338; | |
461 | break; | |
462 | case BCM6345_CPU_ID: | |
cc81d7f3 JG |
463 | irq_stat_addr[0] += PERF_IRQSTAT_6345_REG; |
464 | irq_mask_addr[0] += PERF_IRQMASK_6345_REG; | |
3534b5ce JG |
465 | irq_stat_addr[1] = 0; |
466 | irq_mask_addr[1] = 0; | |
a6dfde81 JG |
467 | irq_bits = 32; |
468 | ext_irq_count = 4; | |
469 | ext_irq_cfg_reg1 = PERF_EXTIRQ_CFG_REG_6345; | |
470 | break; | |
471 | case BCM6348_CPU_ID: | |
cc81d7f3 JG |
472 | irq_stat_addr[0] += PERF_IRQSTAT_6348_REG; |
473 | irq_mask_addr[0] += PERF_IRQMASK_6348_REG; | |
3534b5ce JG |
474 | irq_stat_addr[1] = 0; |
475 | irq_mask_addr[1] = 0; | |
a6dfde81 JG |
476 | irq_bits = 32; |
477 | ext_irq_count = 4; | |
478 | ext_irq_cfg_reg1 = PERF_EXTIRQ_CFG_REG_6348; | |
479 | break; | |
480 | case BCM6358_CPU_ID: | |
cc81d7f3 JG |
481 | irq_stat_addr[0] += PERF_IRQSTAT_6358_REG(0); |
482 | irq_mask_addr[0] += PERF_IRQMASK_6358_REG(0); | |
3534b5ce JG |
483 | irq_stat_addr[1] += PERF_IRQSTAT_6358_REG(1); |
484 | irq_mask_addr[1] += PERF_IRQMASK_6358_REG(1); | |
a6dfde81 JG |
485 | irq_bits = 32; |
486 | ext_irq_count = 4; | |
487 | is_ext_irq_cascaded = 1; | |
488 | ext_irq_start = BCM_6358_EXT_IRQ0 - IRQ_INTERNAL_BASE; | |
489 | ext_irq_end = BCM_6358_EXT_IRQ3 - IRQ_INTERNAL_BASE; | |
490 | ext_irq_cfg_reg1 = PERF_EXTIRQ_CFG_REG_6358; | |
491 | break; | |
492 | case BCM6362_CPU_ID: | |
cc81d7f3 JG |
493 | irq_stat_addr[0] += PERF_IRQSTAT_6362_REG(0); |
494 | irq_mask_addr[0] += PERF_IRQMASK_6362_REG(0); | |
3534b5ce JG |
495 | irq_stat_addr[1] += PERF_IRQSTAT_6362_REG(1); |
496 | irq_mask_addr[1] += PERF_IRQMASK_6362_REG(1); | |
a6dfde81 JG |
497 | irq_bits = 64; |
498 | ext_irq_count = 4; | |
499 | is_ext_irq_cascaded = 1; | |
500 | ext_irq_start = BCM_6362_EXT_IRQ0 - IRQ_INTERNAL_BASE; | |
501 | ext_irq_end = BCM_6362_EXT_IRQ3 - IRQ_INTERNAL_BASE; | |
502 | ext_irq_cfg_reg1 = PERF_EXTIRQ_CFG_REG_6362; | |
503 | break; | |
504 | case BCM6368_CPU_ID: | |
cc81d7f3 JG |
505 | irq_stat_addr[0] += PERF_IRQSTAT_6368_REG(0); |
506 | irq_mask_addr[0] += PERF_IRQMASK_6368_REG(0); | |
3534b5ce JG |
507 | irq_stat_addr[1] += PERF_IRQSTAT_6368_REG(1); |
508 | irq_mask_addr[1] += PERF_IRQMASK_6368_REG(1); | |
a6dfde81 JG |
509 | irq_bits = 64; |
510 | ext_irq_count = 6; | |
511 | is_ext_irq_cascaded = 1; | |
512 | ext_irq_start = BCM_6368_EXT_IRQ0 - IRQ_INTERNAL_BASE; | |
513 | ext_irq_end = BCM_6368_EXT_IRQ5 - IRQ_INTERNAL_BASE; | |
514 | ext_irq_cfg_reg1 = PERF_EXTIRQ_CFG_REG_6368; | |
515 | ext_irq_cfg_reg2 = PERF_EXTIRQ_CFG_REG2_6368; | |
516 | break; | |
517 | default: | |
518 | BUG(); | |
519 | } | |
520 | ||
521 | if (irq_bits == 32) { | |
522 | dispatch_internal = __dispatch_internal_32; | |
523 | internal_irq_mask = __internal_irq_mask_32; | |
524 | internal_irq_unmask = __internal_irq_unmask_32; | |
525 | } else { | |
526 | dispatch_internal = __dispatch_internal_64; | |
527 | internal_irq_mask = __internal_irq_mask_64; | |
528 | internal_irq_unmask = __internal_irq_unmask_64; | |
529 | } | |
530 | } | |
531 | ||
e7300d04 MB |
532 | void __init arch_init_irq(void) |
533 | { | |
534 | int i; | |
535 | ||
f61cced9 | 536 | bcm63xx_init_irq(); |
e7300d04 MB |
537 | mips_cpu_irq_init(); |
538 | for (i = IRQ_INTERNAL_BASE; i < NR_IRQS; ++i) | |
e4ec7989 | 539 | irq_set_chip_and_handler(i, &bcm63xx_internal_irq_chip, |
e7300d04 MB |
540 | handle_level_irq); |
541 | ||
6224892c | 542 | for (i = IRQ_EXTERNAL_BASE; i < IRQ_EXTERNAL_BASE + ext_irq_count; ++i) |
e4ec7989 | 543 | irq_set_chip_and_handler(i, &bcm63xx_external_irq_chip, |
e7300d04 MB |
544 | handle_edge_irq); |
545 | ||
37c42a74 | 546 | if (!is_ext_irq_cascaded) { |
6224892c | 547 | for (i = 3; i < 3 + ext_irq_count; ++i) |
37c42a74 MB |
548 | setup_irq(MIPS_CPU_IRQ_BASE + i, &cpu_ext_cascade_action); |
549 | } | |
550 | ||
551 | setup_irq(MIPS_CPU_IRQ_BASE + 2, &cpu_ip2_cascade_action); | |
56d53eae | 552 | #ifdef CONFIG_SMP |
b37f0f69 | 553 | if (is_ext_irq_cascaded) { |
56d53eae | 554 | setup_irq(MIPS_CPU_IRQ_BASE + 3, &cpu_ip3_cascade_action); |
b37f0f69 JG |
555 | bcm63xx_internal_irq_chip.irq_set_affinity = |
556 | bcm63xx_internal_set_affinity; | |
557 | ||
558 | cpumask_clear(irq_default_affinity); | |
559 | cpumask_set_cpu(smp_processor_id(), irq_default_affinity); | |
560 | } | |
56d53eae | 561 | #endif |
e7300d04 | 562 | } |