[mirror_ubuntu-artful-kernel.git] / arch / mips / kernel / asm-offsets.c

/*
 * asm-offsets.c: Calculate pt_regs and task_struct offsets.
 *
 * Copyright (C) 1996 David S. Miller
 * Copyright (C) 1997, 1998, 1999, 2000, 2001, 2002, 2003 Ralf Baechle
 * Copyright (C) 1999, 2000 Silicon Graphics, Inc.
 *
 * Kevin Kissell, kevink@mips.com and Carsten Langgaard, carstenl@mips.com
 * Copyright (C) 2000 MIPS Technologies, Inc.
 */
#include <linux/compat.h>
#include <linux/types.h>
#include <linux/sched.h>
#include <linux/mm.h>
#include <linux/kbuild.h>
#include <linux/suspend.h>
#include <asm/cpu-info.h>
#include <asm/pm.h>
#include <asm/ptrace.h>
#include <asm/processor.h>
#include <asm/smp-cps.h>

#include <linux/kvm_host.h>

void output_ptreg_defines(void)
{
	COMMENT("MIPS pt_regs offsets.");
	OFFSET(PT_R0, pt_regs, regs[0]);
	OFFSET(PT_R1, pt_regs, regs[1]);
	OFFSET(PT_R2, pt_regs, regs[2]);
	OFFSET(PT_R3, pt_regs, regs[3]);
	OFFSET(PT_R4, pt_regs, regs[4]);
	OFFSET(PT_R5, pt_regs, regs[5]);
	OFFSET(PT_R6, pt_regs, regs[6]);
	OFFSET(PT_R7, pt_regs, regs[7]);
	OFFSET(PT_R8, pt_regs, regs[8]);
	OFFSET(PT_R9, pt_regs, regs[9]);
	OFFSET(PT_R10, pt_regs, regs[10]);
	OFFSET(PT_R11, pt_regs, regs[11]);
	OFFSET(PT_R12, pt_regs, regs[12]);
	OFFSET(PT_R13, pt_regs, regs[13]);
	OFFSET(PT_R14, pt_regs, regs[14]);
	OFFSET(PT_R15, pt_regs, regs[15]);
	OFFSET(PT_R16, pt_regs, regs[16]);
	OFFSET(PT_R17, pt_regs, regs[17]);
	OFFSET(PT_R18, pt_regs, regs[18]);
	OFFSET(PT_R19, pt_regs, regs[19]);
	OFFSET(PT_R20, pt_regs, regs[20]);
	OFFSET(PT_R21, pt_regs, regs[21]);
	OFFSET(PT_R22, pt_regs, regs[22]);
	OFFSET(PT_R23, pt_regs, regs[23]);
	OFFSET(PT_R24, pt_regs, regs[24]);
	OFFSET(PT_R25, pt_regs, regs[25]);
	OFFSET(PT_R26, pt_regs, regs[26]);
	OFFSET(PT_R27, pt_regs, regs[27]);
	OFFSET(PT_R28, pt_regs, regs[28]);
	OFFSET(PT_R29, pt_regs, regs[29]);
	OFFSET(PT_R30, pt_regs, regs[30]);
	OFFSET(PT_R31, pt_regs, regs[31]);
	OFFSET(PT_LO, pt_regs, lo);
	OFFSET(PT_HI, pt_regs, hi);
#ifdef CONFIG_CPU_HAS_SMARTMIPS
	OFFSET(PT_ACX, pt_regs, acx);
#endif
	OFFSET(PT_EPC, pt_regs, cp0_epc);
	OFFSET(PT_BVADDR, pt_regs, cp0_badvaddr);
	OFFSET(PT_STATUS, pt_regs, cp0_status);
	OFFSET(PT_CAUSE, pt_regs, cp0_cause);
#ifdef CONFIG_CPU_CAVIUM_OCTEON
	OFFSET(PT_MPL, pt_regs, mpl);
	OFFSET(PT_MTP, pt_regs, mtp);
#endif /* CONFIG_CPU_CAVIUM_OCTEON */
	DEFINE(PT_SIZE, sizeof(struct pt_regs));
	BLANK();
}

void output_task_defines(void)
{
	COMMENT("MIPS task_struct offsets.");
	OFFSET(TASK_STATE, task_struct, state);
	OFFSET(TASK_THREAD_INFO, task_struct, stack);
	OFFSET(TASK_FLAGS, task_struct, flags);
	OFFSET(TASK_MM, task_struct, mm);
	OFFSET(TASK_PID, task_struct, pid);
#if defined(CONFIG_CC_STACKPROTECTOR)
	OFFSET(TASK_STACK_CANARY, task_struct, stack_canary);
#endif
	DEFINE(TASK_STRUCT_SIZE, sizeof(struct task_struct));
	BLANK();
}

void output_thread_info_defines(void)
{
	COMMENT("MIPS thread_info offsets.");
	OFFSET(TI_TASK, thread_info, task);
	OFFSET(TI_FLAGS, thread_info, flags);
	OFFSET(TI_TP_VALUE, thread_info, tp_value);
	OFFSET(TI_CPU, thread_info, cpu);
	OFFSET(TI_PRE_COUNT, thread_info, preempt_count);
	OFFSET(TI_ADDR_LIMIT, thread_info, addr_limit);
	OFFSET(TI_REGS, thread_info, regs);
	DEFINE(_THREAD_SIZE, THREAD_SIZE);
	DEFINE(_THREAD_MASK, THREAD_MASK);
	DEFINE(_IRQ_STACK_SIZE, IRQ_STACK_SIZE);
	BLANK();
}

void output_thread_defines(void)
{
	COMMENT("MIPS specific thread_struct offsets.");
	OFFSET(THREAD_REG16, task_struct, thread.reg16);
	OFFSET(THREAD_REG17, task_struct, thread.reg17);
	OFFSET(THREAD_REG18, task_struct, thread.reg18);
	OFFSET(THREAD_REG19, task_struct, thread.reg19);
	OFFSET(THREAD_REG20, task_struct, thread.reg20);
	OFFSET(THREAD_REG21, task_struct, thread.reg21);
	OFFSET(THREAD_REG22, task_struct, thread.reg22);
	OFFSET(THREAD_REG23, task_struct, thread.reg23);
	OFFSET(THREAD_REG29, task_struct, thread.reg29);
	OFFSET(THREAD_REG30, task_struct, thread.reg30);
	OFFSET(THREAD_REG31, task_struct, thread.reg31);
	OFFSET(THREAD_STATUS, task_struct,
	       thread.cp0_status);
	OFFSET(THREAD_FPU, task_struct, thread.fpu);

	OFFSET(THREAD_BVADDR, task_struct, \
	       thread.cp0_badvaddr);
	OFFSET(THREAD_BUADDR, task_struct, \
	       thread.cp0_baduaddr);
	OFFSET(THREAD_ECODE, task_struct, \
	       thread.error_code);
	OFFSET(THREAD_TRAPNO, task_struct, thread.trap_nr);
	BLANK();
}

void output_thread_fpu_defines(void)
{
	OFFSET(THREAD_FPR0, task_struct, thread.fpu.fpr[0]);
	OFFSET(THREAD_FPR1, task_struct, thread.fpu.fpr[1]);
	OFFSET(THREAD_FPR2, task_struct, thread.fpu.fpr[2]);
	OFFSET(THREAD_FPR3, task_struct, thread.fpu.fpr[3]);
	OFFSET(THREAD_FPR4, task_struct, thread.fpu.fpr[4]);
	OFFSET(THREAD_FPR5, task_struct, thread.fpu.fpr[5]);
	OFFSET(THREAD_FPR6, task_struct, thread.fpu.fpr[6]);
	OFFSET(THREAD_FPR7, task_struct, thread.fpu.fpr[7]);
	OFFSET(THREAD_FPR8, task_struct, thread.fpu.fpr[8]);
	OFFSET(THREAD_FPR9, task_struct, thread.fpu.fpr[9]);
	OFFSET(THREAD_FPR10, task_struct, thread.fpu.fpr[10]);
	OFFSET(THREAD_FPR11, task_struct, thread.fpu.fpr[11]);
	OFFSET(THREAD_FPR12, task_struct, thread.fpu.fpr[12]);
	OFFSET(THREAD_FPR13, task_struct, thread.fpu.fpr[13]);
	OFFSET(THREAD_FPR14, task_struct, thread.fpu.fpr[14]);
	OFFSET(THREAD_FPR15, task_struct, thread.fpu.fpr[15]);
	OFFSET(THREAD_FPR16, task_struct, thread.fpu.fpr[16]);
	OFFSET(THREAD_FPR17, task_struct, thread.fpu.fpr[17]);
	OFFSET(THREAD_FPR18, task_struct, thread.fpu.fpr[18]);
	OFFSET(THREAD_FPR19, task_struct, thread.fpu.fpr[19]);
	OFFSET(THREAD_FPR20, task_struct, thread.fpu.fpr[20]);
	OFFSET(THREAD_FPR21, task_struct, thread.fpu.fpr[21]);
	OFFSET(THREAD_FPR22, task_struct, thread.fpu.fpr[22]);
	OFFSET(THREAD_FPR23, task_struct, thread.fpu.fpr[23]);
	OFFSET(THREAD_FPR24, task_struct, thread.fpu.fpr[24]);
	OFFSET(THREAD_FPR25, task_struct, thread.fpu.fpr[25]);
	OFFSET(THREAD_FPR26, task_struct, thread.fpu.fpr[26]);
	OFFSET(THREAD_FPR27, task_struct, thread.fpu.fpr[27]);
	OFFSET(THREAD_FPR28, task_struct, thread.fpu.fpr[28]);
	OFFSET(THREAD_FPR29, task_struct, thread.fpu.fpr[29]);
	OFFSET(THREAD_FPR30, task_struct, thread.fpu.fpr[30]);
	OFFSET(THREAD_FPR31, task_struct, thread.fpu.fpr[31]);

	OFFSET(THREAD_FCR31, task_struct, thread.fpu.fcr31);
	OFFSET(THREAD_MSA_CSR, task_struct, thread.fpu.msacsr);
	BLANK();
}

void output_mm_defines(void)
{
	COMMENT("Size of struct page");
	DEFINE(STRUCT_PAGE_SIZE, sizeof(struct page));
	BLANK();
	COMMENT("Linux mm_struct offsets.");
	OFFSET(MM_USERS, mm_struct, mm_users);
	OFFSET(MM_PGD, mm_struct, pgd);
	OFFSET(MM_CONTEXT, mm_struct, context);
	BLANK();
	DEFINE(_PGD_T_SIZE, sizeof(pgd_t));
	DEFINE(_PMD_T_SIZE, sizeof(pmd_t));
	DEFINE(_PTE_T_SIZE, sizeof(pte_t));
	BLANK();
	DEFINE(_PGD_T_LOG2, PGD_T_LOG2);
#ifndef __PAGETABLE_PMD_FOLDED
	DEFINE(_PMD_T_LOG2, PMD_T_LOG2);
#endif
	DEFINE(_PTE_T_LOG2, PTE_T_LOG2);
	BLANK();
	DEFINE(_PGD_ORDER, PGD_ORDER);
#ifndef __PAGETABLE_PMD_FOLDED
	DEFINE(_PMD_ORDER, PMD_ORDER);
#endif
	DEFINE(_PTE_ORDER, PTE_ORDER);
	BLANK();
	DEFINE(_PMD_SHIFT, PMD_SHIFT);
	DEFINE(_PGDIR_SHIFT, PGDIR_SHIFT);
	BLANK();
	DEFINE(_PTRS_PER_PGD, PTRS_PER_PGD);
	DEFINE(_PTRS_PER_PMD, PTRS_PER_PMD);
	DEFINE(_PTRS_PER_PTE, PTRS_PER_PTE);
	BLANK();
	DEFINE(_PAGE_SHIFT, PAGE_SHIFT);
	DEFINE(_PAGE_SIZE, PAGE_SIZE);
	BLANK();
}

#ifdef CONFIG_32BIT
void output_sc_defines(void)
{
	COMMENT("Linux sigcontext offsets.");
	OFFSET(SC_REGS, sigcontext, sc_regs);
	OFFSET(SC_FPREGS, sigcontext, sc_fpregs);
	OFFSET(SC_ACX, sigcontext, sc_acx);
	OFFSET(SC_MDHI, sigcontext, sc_mdhi);
	OFFSET(SC_MDLO, sigcontext, sc_mdlo);
	OFFSET(SC_PC, sigcontext, sc_pc);
	OFFSET(SC_FPC_CSR, sigcontext, sc_fpc_csr);
	OFFSET(SC_FPC_EIR, sigcontext, sc_fpc_eir);
	OFFSET(SC_HI1, sigcontext, sc_hi1);
	OFFSET(SC_LO1, sigcontext, sc_lo1);
	OFFSET(SC_HI2, sigcontext, sc_hi2);
	OFFSET(SC_LO2, sigcontext, sc_lo2);
	OFFSET(SC_HI3, sigcontext, sc_hi3);
	OFFSET(SC_LO3, sigcontext, sc_lo3);
	BLANK();
}
#endif

#ifdef CONFIG_64BIT
void output_sc_defines(void)
{
	COMMENT("Linux sigcontext offsets.");
	OFFSET(SC_REGS, sigcontext, sc_regs);
	OFFSET(SC_FPREGS, sigcontext, sc_fpregs);
	OFFSET(SC_MDHI, sigcontext, sc_mdhi);
	OFFSET(SC_MDLO, sigcontext, sc_mdlo);
	OFFSET(SC_PC, sigcontext, sc_pc);
	OFFSET(SC_FPC_CSR, sigcontext, sc_fpc_csr);
	BLANK();
}
#endif

void output_signal_defined(void)
{
	COMMENT("Linux signal numbers.");
	DEFINE(_SIGHUP, SIGHUP);
	DEFINE(_SIGINT, SIGINT);
	DEFINE(_SIGQUIT, SIGQUIT);
	DEFINE(_SIGILL, SIGILL);
	DEFINE(_SIGTRAP, SIGTRAP);
	DEFINE(_SIGIOT, SIGIOT);
	DEFINE(_SIGABRT, SIGABRT);
	DEFINE(_SIGEMT, SIGEMT);
	DEFINE(_SIGFPE, SIGFPE);
	DEFINE(_SIGKILL, SIGKILL);
	DEFINE(_SIGBUS, SIGBUS);
	DEFINE(_SIGSEGV, SIGSEGV);
	DEFINE(_SIGSYS, SIGSYS);
	DEFINE(_SIGPIPE, SIGPIPE);
	DEFINE(_SIGALRM, SIGALRM);
	DEFINE(_SIGTERM, SIGTERM);
	DEFINE(_SIGUSR1, SIGUSR1);
	DEFINE(_SIGUSR2, SIGUSR2);
	DEFINE(_SIGCHLD, SIGCHLD);
	DEFINE(_SIGPWR, SIGPWR);
	DEFINE(_SIGWINCH, SIGWINCH);
	DEFINE(_SIGURG, SIGURG);
	DEFINE(_SIGIO, SIGIO);
	DEFINE(_SIGSTOP, SIGSTOP);
	DEFINE(_SIGTSTP, SIGTSTP);
	DEFINE(_SIGCONT, SIGCONT);
	DEFINE(_SIGTTIN, SIGTTIN);
	DEFINE(_SIGTTOU, SIGTTOU);
	DEFINE(_SIGVTALRM, SIGVTALRM);
	DEFINE(_SIGPROF, SIGPROF);
	DEFINE(_SIGXCPU, SIGXCPU);
	DEFINE(_SIGXFSZ, SIGXFSZ);
	BLANK();
}

#ifdef CONFIG_CPU_CAVIUM_OCTEON
void output_octeon_cop2_state_defines(void)
{
	COMMENT("Octeon specific octeon_cop2_state offsets.");
	OFFSET(OCTEON_CP2_CRC_IV,	octeon_cop2_state, cop2_crc_iv);
	OFFSET(OCTEON_CP2_CRC_LENGTH,	octeon_cop2_state, cop2_crc_length);
	OFFSET(OCTEON_CP2_CRC_POLY,	octeon_cop2_state, cop2_crc_poly);
	OFFSET(OCTEON_CP2_LLM_DAT,	octeon_cop2_state, cop2_llm_dat);
	OFFSET(OCTEON_CP2_3DES_IV,	octeon_cop2_state, cop2_3des_iv);
	OFFSET(OCTEON_CP2_3DES_KEY,	octeon_cop2_state, cop2_3des_key);
	OFFSET(OCTEON_CP2_3DES_RESULT,	octeon_cop2_state, cop2_3des_result);
	OFFSET(OCTEON_CP2_AES_INP0,	octeon_cop2_state, cop2_aes_inp0);
	OFFSET(OCTEON_CP2_AES_IV,	octeon_cop2_state, cop2_aes_iv);
	OFFSET(OCTEON_CP2_AES_KEY,	octeon_cop2_state, cop2_aes_key);
	OFFSET(OCTEON_CP2_AES_KEYLEN,	octeon_cop2_state, cop2_aes_keylen);
	OFFSET(OCTEON_CP2_AES_RESULT,	octeon_cop2_state, cop2_aes_result);
	OFFSET(OCTEON_CP2_GFM_MULT,	octeon_cop2_state, cop2_gfm_mult);
	OFFSET(OCTEON_CP2_GFM_POLY,	octeon_cop2_state, cop2_gfm_poly);
	OFFSET(OCTEON_CP2_GFM_RESULT,	octeon_cop2_state, cop2_gfm_result);
	OFFSET(OCTEON_CP2_HSH_DATW,	octeon_cop2_state, cop2_hsh_datw);
	OFFSET(OCTEON_CP2_HSH_IVW,	octeon_cop2_state, cop2_hsh_ivw);
	OFFSET(OCTEON_CP2_SHA3,		octeon_cop2_state, cop2_sha3);
	OFFSET(THREAD_CP2,	task_struct, thread.cp2);
	OFFSET(THREAD_CVMSEG,	task_struct, thread.cvmseg.cvmseg);
	BLANK();
}
#endif

#ifdef CONFIG_HIBERNATION
void output_pbe_defines(void)
{
	COMMENT(" Linux struct pbe offsets. ");
	OFFSET(PBE_ADDRESS, pbe, address);
	OFFSET(PBE_ORIG_ADDRESS, pbe, orig_address);
	OFFSET(PBE_NEXT, pbe, next);
	DEFINE(PBE_SIZE, sizeof(struct pbe));
	BLANK();
}
#endif

#ifdef CONFIG_CPU_PM
void output_pm_defines(void)
{
	COMMENT(" PM offsets. ");
#ifdef CONFIG_EVA
	OFFSET(SSS_SEGCTL0,	mips_static_suspend_state, segctl[0]);
	OFFSET(SSS_SEGCTL1,	mips_static_suspend_state, segctl[1]);
	OFFSET(SSS_SEGCTL2,	mips_static_suspend_state, segctl[2]);
#endif
	OFFSET(SSS_SP,		mips_static_suspend_state, sp);
	BLANK();
}
#endif

void output_kvm_defines(void)
{
	COMMENT(" KVM/MIPS Specific offsets. ");

	OFFSET(VCPU_FPR0, kvm_vcpu_arch, fpu.fpr[0]);
	OFFSET(VCPU_FPR1, kvm_vcpu_arch, fpu.fpr[1]);
	OFFSET(VCPU_FPR2, kvm_vcpu_arch, fpu.fpr[2]);
	OFFSET(VCPU_FPR3, kvm_vcpu_arch, fpu.fpr[3]);
	OFFSET(VCPU_FPR4, kvm_vcpu_arch, fpu.fpr[4]);
	OFFSET(VCPU_FPR5, kvm_vcpu_arch, fpu.fpr[5]);
	OFFSET(VCPU_FPR6, kvm_vcpu_arch, fpu.fpr[6]);
	OFFSET(VCPU_FPR7, kvm_vcpu_arch, fpu.fpr[7]);
	OFFSET(VCPU_FPR8, kvm_vcpu_arch, fpu.fpr[8]);
	OFFSET(VCPU_FPR9, kvm_vcpu_arch, fpu.fpr[9]);
	OFFSET(VCPU_FPR10, kvm_vcpu_arch, fpu.fpr[10]);
	OFFSET(VCPU_FPR11, kvm_vcpu_arch, fpu.fpr[11]);
	OFFSET(VCPU_FPR12, kvm_vcpu_arch, fpu.fpr[12]);
	OFFSET(VCPU_FPR13, kvm_vcpu_arch, fpu.fpr[13]);
	OFFSET(VCPU_FPR14, kvm_vcpu_arch, fpu.fpr[14]);
	OFFSET(VCPU_FPR15, kvm_vcpu_arch, fpu.fpr[15]);
	OFFSET(VCPU_FPR16, kvm_vcpu_arch, fpu.fpr[16]);
	OFFSET(VCPU_FPR17, kvm_vcpu_arch, fpu.fpr[17]);
	OFFSET(VCPU_FPR18, kvm_vcpu_arch, fpu.fpr[18]);
	OFFSET(VCPU_FPR19, kvm_vcpu_arch, fpu.fpr[19]);
	OFFSET(VCPU_FPR20, kvm_vcpu_arch, fpu.fpr[20]);
	OFFSET(VCPU_FPR21, kvm_vcpu_arch, fpu.fpr[21]);
	OFFSET(VCPU_FPR22, kvm_vcpu_arch, fpu.fpr[22]);
	OFFSET(VCPU_FPR23, kvm_vcpu_arch, fpu.fpr[23]);
	OFFSET(VCPU_FPR24, kvm_vcpu_arch, fpu.fpr[24]);
	OFFSET(VCPU_FPR25, kvm_vcpu_arch, fpu.fpr[25]);
	OFFSET(VCPU_FPR26, kvm_vcpu_arch, fpu.fpr[26]);
	OFFSET(VCPU_FPR27, kvm_vcpu_arch, fpu.fpr[27]);
	OFFSET(VCPU_FPR28, kvm_vcpu_arch, fpu.fpr[28]);
	OFFSET(VCPU_FPR29, kvm_vcpu_arch, fpu.fpr[29]);
	OFFSET(VCPU_FPR30, kvm_vcpu_arch, fpu.fpr[30]);
	OFFSET(VCPU_FPR31, kvm_vcpu_arch, fpu.fpr[31]);

	OFFSET(VCPU_FCR31, kvm_vcpu_arch, fpu.fcr31);
	OFFSET(VCPU_MSA_CSR, kvm_vcpu_arch, fpu.msacsr);
	BLANK();
}

#ifdef CONFIG_MIPS_CPS
void output_cps_defines(void)
{
	COMMENT(" MIPS CPS offsets. ");

	OFFSET(COREBOOTCFG_VPEMASK, core_boot_config, vpe_mask);
	OFFSET(COREBOOTCFG_VPECONFIG, core_boot_config, vpe_config);
	DEFINE(COREBOOTCFG_SIZE, sizeof(struct core_boot_config));

	OFFSET(VPEBOOTCFG_PC, vpe_boot_config, pc);
	OFFSET(VPEBOOTCFG_SP, vpe_boot_config, sp);
	OFFSET(VPEBOOTCFG_GP, vpe_boot_config, gp);
	DEFINE(VPEBOOTCFG_SIZE, sizeof(struct vpe_boot_config));
}
#endif
Commit	Line	Data
1da177e4	1	/*
5f7e6310	2	* asm-offsets.c: Calculate pt_regs and task_struct offsets.
1da177e4 LT	3	*
	4	* Copyright (C) 1996 David S. Miller
	5	* Copyright (C) 1997, 1998, 1999, 2000, 2001, 2002, 2003 Ralf Baechle
	6	* Copyright (C) 1999, 2000 Silicon Graphics, Inc.
	7	*
	8	* Kevin Kissell, kevink@mips.com and Carsten Langgaard, carstenl@mips.com
	9	* Copyright (C) 2000 MIPS Technologies, Inc.
	10	*/
1da177e4 LT	11	#include <linux/compat.h>
	12	#include <linux/types.h>
	13	#include <linux/sched.h>
	14	#include <linux/mm.h>
fd04d206	15	#include <linux/kbuild.h>
363c55ca	16	#include <linux/suspend.h>
2db003a5	17	#include <asm/cpu-info.h>
74e91335	18	#include <asm/pm.h>
1da177e4 LT	19	#include <asm/ptrace.h>
1da177e4 LT	20	#include <asm/processor.h>
0ee958e1	21	#include <asm/smp-cps.h>
1da177e4	22
12e25f8e SL	23	#include <linux/kvm_host.h>
12e25f8e SL	24
1da177e4 LT	25	void output_ptreg_defines(void)
1da177e4 LT	26	{
fd04d206 CL	27	COMMENT("MIPS pt_regs offsets.");
	28	OFFSET(PT_R0, pt_regs, regs[0]);
	29	OFFSET(PT_R1, pt_regs, regs[1]);
	30	OFFSET(PT_R2, pt_regs, regs[2]);
	31	OFFSET(PT_R3, pt_regs, regs[3]);
	32	OFFSET(PT_R4, pt_regs, regs[4]);
	33	OFFSET(PT_R5, pt_regs, regs[5]);
	34	OFFSET(PT_R6, pt_regs, regs[6]);
	35	OFFSET(PT_R7, pt_regs, regs[7]);
	36	OFFSET(PT_R8, pt_regs, regs[8]);
	37	OFFSET(PT_R9, pt_regs, regs[9]);
	38	OFFSET(PT_R10, pt_regs, regs[10]);
	39	OFFSET(PT_R11, pt_regs, regs[11]);
	40	OFFSET(PT_R12, pt_regs, regs[12]);
	41	OFFSET(PT_R13, pt_regs, regs[13]);
	42	OFFSET(PT_R14, pt_regs, regs[14]);
	43	OFFSET(PT_R15, pt_regs, regs[15]);
	44	OFFSET(PT_R16, pt_regs, regs[16]);
	45	OFFSET(PT_R17, pt_regs, regs[17]);
	46	OFFSET(PT_R18, pt_regs, regs[18]);
	47	OFFSET(PT_R19, pt_regs, regs[19]);
	48	OFFSET(PT_R20, pt_regs, regs[20]);
	49	OFFSET(PT_R21, pt_regs, regs[21]);
	50	OFFSET(PT_R22, pt_regs, regs[22]);
	51	OFFSET(PT_R23, pt_regs, regs[23]);
	52	OFFSET(PT_R24, pt_regs, regs[24]);
	53	OFFSET(PT_R25, pt_regs, regs[25]);
	54	OFFSET(PT_R26, pt_regs, regs[26]);
	55	OFFSET(PT_R27, pt_regs, regs[27]);
	56	OFFSET(PT_R28, pt_regs, regs[28]);
	57	OFFSET(PT_R29, pt_regs, regs[29]);
	58	OFFSET(PT_R30, pt_regs, regs[30]);
	59	OFFSET(PT_R31, pt_regs, regs[31]);
	60	OFFSET(PT_LO, pt_regs, lo);
	61	OFFSET(PT_HI, pt_regs, hi);
9693a853	62	#ifdef CONFIG_CPU_HAS_SMARTMIPS
fd04d206	63	OFFSET(PT_ACX, pt_regs, acx);
9693a853	64	#endif
fd04d206 CL	65	OFFSET(PT_EPC, pt_regs, cp0_epc);
	66	OFFSET(PT_BVADDR, pt_regs, cp0_badvaddr);
	67	OFFSET(PT_STATUS, pt_regs, cp0_status);
	68	OFFSET(PT_CAUSE, pt_regs, cp0_cause);
babed555 DD	69	#ifdef CONFIG_CPU_CAVIUM_OCTEON
	70	OFFSET(PT_MPL, pt_regs, mpl);
	71	OFFSET(PT_MTP, pt_regs, mtp);
	72	#endif /* CONFIG_CPU_CAVIUM_OCTEON */
fd04d206 CL	73	DEFINE(PT_SIZE, sizeof(struct pt_regs));
fd04d206 CL	74	BLANK();
1da177e4 LT	75	}
	76
	77	void output_task_defines(void)
	78	{
fd04d206 CL	79	COMMENT("MIPS task_struct offsets.");
	80	OFFSET(TASK_STATE, task_struct, state);
	81	OFFSET(TASK_THREAD_INFO, task_struct, stack);
	82	OFFSET(TASK_FLAGS, task_struct, flags);
	83	OFFSET(TASK_MM, task_struct, mm);
	84	OFFSET(TASK_PID, task_struct, pid);
1400eb65 GF	85	#if defined(CONFIG_CC_STACKPROTECTOR)
	86	OFFSET(TASK_STACK_CANARY, task_struct, stack_canary);
	87	#endif
fd04d206 CL	88	DEFINE(TASK_STRUCT_SIZE, sizeof(struct task_struct));
fd04d206 CL	89	BLANK();
1da177e4 LT	90	}
	91
	92	void output_thread_info_defines(void)
	93	{
fd04d206 CL	94	COMMENT("MIPS thread_info offsets.");
fd04d206 CL	95	OFFSET(TI_TASK, thread_info, task);
fd04d206 CL	96	OFFSET(TI_FLAGS, thread_info, flags);
	97	OFFSET(TI_TP_VALUE, thread_info, tp_value);
	98	OFFSET(TI_CPU, thread_info, cpu);
	99	OFFSET(TI_PRE_COUNT, thread_info, preempt_count);
	100	OFFSET(TI_ADDR_LIMIT, thread_info, addr_limit);
fd04d206 CL	101	OFFSET(TI_REGS, thread_info, regs);
	102	DEFINE(_THREAD_SIZE, THREAD_SIZE);
	103	DEFINE(_THREAD_MASK, THREAD_MASK);
fe8bd18f	104	DEFINE(_IRQ_STACK_SIZE, IRQ_STACK_SIZE);
fd04d206	105	BLANK();
1da177e4 LT	106	}
	107
	108	void output_thread_defines(void)
	109	{
fd04d206 CL	110	COMMENT("MIPS specific thread_struct offsets.");
	111	OFFSET(THREAD_REG16, task_struct, thread.reg16);
	112	OFFSET(THREAD_REG17, task_struct, thread.reg17);
	113	OFFSET(THREAD_REG18, task_struct, thread.reg18);
	114	OFFSET(THREAD_REG19, task_struct, thread.reg19);
	115	OFFSET(THREAD_REG20, task_struct, thread.reg20);
	116	OFFSET(THREAD_REG21, task_struct, thread.reg21);
	117	OFFSET(THREAD_REG22, task_struct, thread.reg22);
	118	OFFSET(THREAD_REG23, task_struct, thread.reg23);
	119	OFFSET(THREAD_REG29, task_struct, thread.reg29);
	120	OFFSET(THREAD_REG30, task_struct, thread.reg30);
	121	OFFSET(THREAD_REG31, task_struct, thread.reg31);
	122	OFFSET(THREAD_STATUS, task_struct,
1da177e4	123	thread.cp0_status);
fd04d206	124	OFFSET(THREAD_FPU, task_struct, thread.fpu);
1da177e4	125
fd04d206	126	OFFSET(THREAD_BVADDR, task_struct, \
1da177e4	127	thread.cp0_badvaddr);
fd04d206	128	OFFSET(THREAD_BUADDR, task_struct, \
1da177e4	129	thread.cp0_baduaddr);
fd04d206	130	OFFSET(THREAD_ECODE, task_struct, \
1da177e4	131	thread.error_code);
e3b28831	132	OFFSET(THREAD_TRAPNO, task_struct, thread.trap_nr);
fd04d206	133	BLANK();
1da177e4 LT	134	}
	135
	136	void output_thread_fpu_defines(void)
	137	{
fd04d206 CL	138	OFFSET(THREAD_FPR0, task_struct, thread.fpu.fpr[0]);
	139	OFFSET(THREAD_FPR1, task_struct, thread.fpu.fpr[1]);
	140	OFFSET(THREAD_FPR2, task_struct, thread.fpu.fpr[2]);
	141	OFFSET(THREAD_FPR3, task_struct, thread.fpu.fpr[3]);
	142	OFFSET(THREAD_FPR4, task_struct, thread.fpu.fpr[4]);
	143	OFFSET(THREAD_FPR5, task_struct, thread.fpu.fpr[5]);
	144	OFFSET(THREAD_FPR6, task_struct, thread.fpu.fpr[6]);
	145	OFFSET(THREAD_FPR7, task_struct, thread.fpu.fpr[7]);
	146	OFFSET(THREAD_FPR8, task_struct, thread.fpu.fpr[8]);
	147	OFFSET(THREAD_FPR9, task_struct, thread.fpu.fpr[9]);
	148	OFFSET(THREAD_FPR10, task_struct, thread.fpu.fpr[10]);
	149	OFFSET(THREAD_FPR11, task_struct, thread.fpu.fpr[11]);
	150	OFFSET(THREAD_FPR12, task_struct, thread.fpu.fpr[12]);
	151	OFFSET(THREAD_FPR13, task_struct, thread.fpu.fpr[13]);
	152	OFFSET(THREAD_FPR14, task_struct, thread.fpu.fpr[14]);
	153	OFFSET(THREAD_FPR15, task_struct, thread.fpu.fpr[15]);
	154	OFFSET(THREAD_FPR16, task_struct, thread.fpu.fpr[16]);
	155	OFFSET(THREAD_FPR17, task_struct, thread.fpu.fpr[17]);
	156	OFFSET(THREAD_FPR18, task_struct, thread.fpu.fpr[18]);
	157	OFFSET(THREAD_FPR19, task_struct, thread.fpu.fpr[19]);
	158	OFFSET(THREAD_FPR20, task_struct, thread.fpu.fpr[20]);
	159	OFFSET(THREAD_FPR21, task_struct, thread.fpu.fpr[21]);
	160	OFFSET(THREAD_FPR22, task_struct, thread.fpu.fpr[22]);
	161	OFFSET(THREAD_FPR23, task_struct, thread.fpu.fpr[23]);
	162	OFFSET(THREAD_FPR24, task_struct, thread.fpu.fpr[24]);
	163	OFFSET(THREAD_FPR25, task_struct, thread.fpu.fpr[25]);
	164	OFFSET(THREAD_FPR26, task_struct, thread.fpu.fpr[26]);
	165	OFFSET(THREAD_FPR27, task_struct, thread.fpu.fpr[27]);
	166	OFFSET(THREAD_FPR28, task_struct, thread.fpu.fpr[28]);
	167	OFFSET(THREAD_FPR29, task_struct, thread.fpu.fpr[29]);
	168	OFFSET(THREAD_FPR30, task_struct, thread.fpu.fpr[30]);
	169	OFFSET(THREAD_FPR31, task_struct, thread.fpu.fpr[31]);
1da177e4	170
fd04d206	171	OFFSET(THREAD_FCR31, task_struct, thread.fpu.fcr31);
f7a46fa7	172	OFFSET(THREAD_MSA_CSR, task_struct, thread.fpu.msacsr);
fd04d206	173	BLANK();
1da177e4 LT	174	}
	175
	176	void output_mm_defines(void)
	177	{
fd04d206 CL	178	COMMENT("Size of struct page");
	179	DEFINE(STRUCT_PAGE_SIZE, sizeof(struct page));
	180	BLANK();
	181	COMMENT("Linux mm_struct offsets.");
	182	OFFSET(MM_USERS, mm_struct, mm_users);
	183	OFFSET(MM_PGD, mm_struct, pgd);
	184	OFFSET(MM_CONTEXT, mm_struct, context);
	185	BLANK();
fd04d206 CL	186	DEFINE(_PGD_T_SIZE, sizeof(pgd_t));
	187	DEFINE(_PMD_T_SIZE, sizeof(pmd_t));
	188	DEFINE(_PTE_T_SIZE, sizeof(pte_t));
	189	BLANK();
	190	DEFINE(_PGD_T_LOG2, PGD_T_LOG2);
325f8a0a	191	#ifndef __PAGETABLE_PMD_FOLDED
fd04d206	192	DEFINE(_PMD_T_LOG2, PMD_T_LOG2);
325f8a0a	193	#endif
fd04d206 CL	194	DEFINE(_PTE_T_LOG2, PTE_T_LOG2);
	195	BLANK();
	196	DEFINE(_PGD_ORDER, PGD_ORDER);
325f8a0a	197	#ifndef __PAGETABLE_PMD_FOLDED
fd04d206	198	DEFINE(_PMD_ORDER, PMD_ORDER);
325f8a0a	199	#endif
fd04d206 CL	200	DEFINE(_PTE_ORDER, PTE_ORDER);
	201	BLANK();
	202	DEFINE(_PMD_SHIFT, PMD_SHIFT);
	203	DEFINE(_PGDIR_SHIFT, PGDIR_SHIFT);
	204	BLANK();
	205	DEFINE(_PTRS_PER_PGD, PTRS_PER_PGD);
	206	DEFINE(_PTRS_PER_PMD, PTRS_PER_PMD);
	207	DEFINE(_PTRS_PER_PTE, PTRS_PER_PTE);
	208	BLANK();
20082595 RB	209	DEFINE(_PAGE_SHIFT, PAGE_SHIFT);
	210	DEFINE(_PAGE_SIZE, PAGE_SIZE);
	211	BLANK();
1da177e4 LT	212	}
1da177e4 LT	213
e50c0a8f	214	#ifdef CONFIG_32BIT
1da177e4 LT	215	void output_sc_defines(void)
1da177e4 LT	216	{
fd04d206 CL	217	COMMENT("Linux sigcontext offsets.");
	218	OFFSET(SC_REGS, sigcontext, sc_regs);
	219	OFFSET(SC_FPREGS, sigcontext, sc_fpregs);
	220	OFFSET(SC_ACX, sigcontext, sc_acx);
	221	OFFSET(SC_MDHI, sigcontext, sc_mdhi);
	222	OFFSET(SC_MDLO, sigcontext, sc_mdlo);
	223	OFFSET(SC_PC, sigcontext, sc_pc);
	224	OFFSET(SC_FPC_CSR, sigcontext, sc_fpc_csr);
	225	OFFSET(SC_FPC_EIR, sigcontext, sc_fpc_eir);
	226	OFFSET(SC_HI1, sigcontext, sc_hi1);
	227	OFFSET(SC_LO1, sigcontext, sc_lo1);
	228	OFFSET(SC_HI2, sigcontext, sc_hi2);
	229	OFFSET(SC_LO2, sigcontext, sc_lo2);
	230	OFFSET(SC_HI3, sigcontext, sc_hi3);
	231	OFFSET(SC_LO3, sigcontext, sc_lo3);
	232	BLANK();
1da177e4	233	}
e50c0a8f RB	234	#endif
	235
	236	#ifdef CONFIG_64BIT
	237	void output_sc_defines(void)
	238	{
fd04d206 CL	239	COMMENT("Linux sigcontext offsets.");
	240	OFFSET(SC_REGS, sigcontext, sc_regs);
	241	OFFSET(SC_FPREGS, sigcontext, sc_fpregs);
	242	OFFSET(SC_MDHI, sigcontext, sc_mdhi);
	243	OFFSET(SC_MDLO, sigcontext, sc_mdlo);
	244	OFFSET(SC_PC, sigcontext, sc_pc);
	245	OFFSET(SC_FPC_CSR, sigcontext, sc_fpc_csr);
	246	BLANK();
e50c0a8f RB	247	}
e50c0a8f RB	248	#endif
1da177e4	249
1da177e4 LT	250	void output_signal_defined(void)
1da177e4 LT	251	{
fd04d206 CL	252	COMMENT("Linux signal numbers.");
	253	DEFINE(_SIGHUP, SIGHUP);
	254	DEFINE(_SIGINT, SIGINT);
	255	DEFINE(_SIGQUIT, SIGQUIT);
	256	DEFINE(_SIGILL, SIGILL);
	257	DEFINE(_SIGTRAP, SIGTRAP);
	258	DEFINE(_SIGIOT, SIGIOT);
	259	DEFINE(_SIGABRT, SIGABRT);
	260	DEFINE(_SIGEMT, SIGEMT);
	261	DEFINE(_SIGFPE, SIGFPE);
	262	DEFINE(_SIGKILL, SIGKILL);
	263	DEFINE(_SIGBUS, SIGBUS);
	264	DEFINE(_SIGSEGV, SIGSEGV);
	265	DEFINE(_SIGSYS, SIGSYS);
	266	DEFINE(_SIGPIPE, SIGPIPE);
	267	DEFINE(_SIGALRM, SIGALRM);
	268	DEFINE(_SIGTERM, SIGTERM);
	269	DEFINE(_SIGUSR1, SIGUSR1);
	270	DEFINE(_SIGUSR2, SIGUSR2);
	271	DEFINE(_SIGCHLD, SIGCHLD);
	272	DEFINE(_SIGPWR, SIGPWR);
	273	DEFINE(_SIGWINCH, SIGWINCH);
	274	DEFINE(_SIGURG, SIGURG);
	275	DEFINE(_SIGIO, SIGIO);
	276	DEFINE(_SIGSTOP, SIGSTOP);
	277	DEFINE(_SIGTSTP, SIGTSTP);
	278	DEFINE(_SIGCONT, SIGCONT);
	279	DEFINE(_SIGTTIN, SIGTTIN);
	280	DEFINE(_SIGTTOU, SIGTTOU);
	281	DEFINE(_SIGVTALRM, SIGVTALRM);
	282	DEFINE(_SIGPROF, SIGPROF);
	283	DEFINE(_SIGXCPU, SIGXCPU);
	284	DEFINE(_SIGXFSZ, SIGXFSZ);
	285	BLANK();
1da177e4 LT	286	}
1da177e4 LT	287
babed555 DD	288	#ifdef CONFIG_CPU_CAVIUM_OCTEON
	289	void output_octeon_cop2_state_defines(void)
	290	{
	291	COMMENT("Octeon specific octeon_cop2_state offsets.");
	292	OFFSET(OCTEON_CP2_CRC_IV, octeon_cop2_state, cop2_crc_iv);
	293	OFFSET(OCTEON_CP2_CRC_LENGTH, octeon_cop2_state, cop2_crc_length);
	294	OFFSET(OCTEON_CP2_CRC_POLY, octeon_cop2_state, cop2_crc_poly);
	295	OFFSET(OCTEON_CP2_LLM_DAT, octeon_cop2_state, cop2_llm_dat);
	296	OFFSET(OCTEON_CP2_3DES_IV, octeon_cop2_state, cop2_3des_iv);
	297	OFFSET(OCTEON_CP2_3DES_KEY, octeon_cop2_state, cop2_3des_key);
	298	OFFSET(OCTEON_CP2_3DES_RESULT, octeon_cop2_state, cop2_3des_result);
	299	OFFSET(OCTEON_CP2_AES_INP0, octeon_cop2_state, cop2_aes_inp0);
	300	OFFSET(OCTEON_CP2_AES_IV, octeon_cop2_state, cop2_aes_iv);
	301	OFFSET(OCTEON_CP2_AES_KEY, octeon_cop2_state, cop2_aes_key);
	302	OFFSET(OCTEON_CP2_AES_KEYLEN, octeon_cop2_state, cop2_aes_keylen);
	303	OFFSET(OCTEON_CP2_AES_RESULT, octeon_cop2_state, cop2_aes_result);
	304	OFFSET(OCTEON_CP2_GFM_MULT, octeon_cop2_state, cop2_gfm_mult);
	305	OFFSET(OCTEON_CP2_GFM_POLY, octeon_cop2_state, cop2_gfm_poly);
	306	OFFSET(OCTEON_CP2_GFM_RESULT, octeon_cop2_state, cop2_gfm_result);
	307	OFFSET(OCTEON_CP2_HSH_DATW, octeon_cop2_state, cop2_hsh_datw);
	308	OFFSET(OCTEON_CP2_HSH_IVW, octeon_cop2_state, cop2_hsh_ivw);
6b3a287e	309	OFFSET(OCTEON_CP2_SHA3, octeon_cop2_state, cop2_sha3);
babed555 DD	310	OFFSET(THREAD_CP2, task_struct, thread.cp2);
	311	OFFSET(THREAD_CVMSEG, task_struct, thread.cvmseg.cvmseg);
	312	BLANK();
	313	}
	314	#endif
363c55ca WZ	315
	316	#ifdef CONFIG_HIBERNATION
	317	void output_pbe_defines(void)
	318	{
	319	COMMENT(" Linux struct pbe offsets. ");
	320	OFFSET(PBE_ADDRESS, pbe, address);
	321	OFFSET(PBE_ORIG_ADDRESS, pbe, orig_address);
	322	OFFSET(PBE_NEXT, pbe, next);
	323	DEFINE(PBE_SIZE, sizeof(struct pbe));
	324	BLANK();
	325	}
	326	#endif
12e25f8e	327
74e91335 JH	328	#ifdef CONFIG_CPU_PM
	329	void output_pm_defines(void)
	330	{
	331	COMMENT(" PM offsets. ");
	332	#ifdef CONFIG_EVA
	333	OFFSET(SSS_SEGCTL0, mips_static_suspend_state, segctl[0]);
	334	OFFSET(SSS_SEGCTL1, mips_static_suspend_state, segctl[1]);
	335	OFFSET(SSS_SEGCTL2, mips_static_suspend_state, segctl[2]);
	336	#endif
	337	OFFSET(SSS_SP, mips_static_suspend_state, sp);
	338	BLANK();
	339	}
	340	#endif
	341
12e25f8e SL	342	void output_kvm_defines(void)
12e25f8e SL	343	{
9165dabb	344	COMMENT(" KVM/MIPS Specific offsets. ");
98e91b84 JH	345
	346	OFFSET(VCPU_FPR0, kvm_vcpu_arch, fpu.fpr[0]);
	347	OFFSET(VCPU_FPR1, kvm_vcpu_arch, fpu.fpr[1]);
	348	OFFSET(VCPU_FPR2, kvm_vcpu_arch, fpu.fpr[2]);
	349	OFFSET(VCPU_FPR3, kvm_vcpu_arch, fpu.fpr[3]);
	350	OFFSET(VCPU_FPR4, kvm_vcpu_arch, fpu.fpr[4]);
	351	OFFSET(VCPU_FPR5, kvm_vcpu_arch, fpu.fpr[5]);
	352	OFFSET(VCPU_FPR6, kvm_vcpu_arch, fpu.fpr[6]);
	353	OFFSET(VCPU_FPR7, kvm_vcpu_arch, fpu.fpr[7]);
	354	OFFSET(VCPU_FPR8, kvm_vcpu_arch, fpu.fpr[8]);
	355	OFFSET(VCPU_FPR9, kvm_vcpu_arch, fpu.fpr[9]);
	356	OFFSET(VCPU_FPR10, kvm_vcpu_arch, fpu.fpr[10]);
	357	OFFSET(VCPU_FPR11, kvm_vcpu_arch, fpu.fpr[11]);
	358	OFFSET(VCPU_FPR12, kvm_vcpu_arch, fpu.fpr[12]);
	359	OFFSET(VCPU_FPR13, kvm_vcpu_arch, fpu.fpr[13]);
	360	OFFSET(VCPU_FPR14, kvm_vcpu_arch, fpu.fpr[14]);
	361	OFFSET(VCPU_FPR15, kvm_vcpu_arch, fpu.fpr[15]);
	362	OFFSET(VCPU_FPR16, kvm_vcpu_arch, fpu.fpr[16]);
	363	OFFSET(VCPU_FPR17, kvm_vcpu_arch, fpu.fpr[17]);
	364	OFFSET(VCPU_FPR18, kvm_vcpu_arch, fpu.fpr[18]);
	365	OFFSET(VCPU_FPR19, kvm_vcpu_arch, fpu.fpr[19]);
	366	OFFSET(VCPU_FPR20, kvm_vcpu_arch, fpu.fpr[20]);
	367	OFFSET(VCPU_FPR21, kvm_vcpu_arch, fpu.fpr[21]);
	368	OFFSET(VCPU_FPR22, kvm_vcpu_arch, fpu.fpr[22]);
	369	OFFSET(VCPU_FPR23, kvm_vcpu_arch, fpu.fpr[23]);
	370	OFFSET(VCPU_FPR24, kvm_vcpu_arch, fpu.fpr[24]);
	371	OFFSET(VCPU_FPR25, kvm_vcpu_arch, fpu.fpr[25]);
	372	OFFSET(VCPU_FPR26, kvm_vcpu_arch, fpu.fpr[26]);
	373	OFFSET(VCPU_FPR27, kvm_vcpu_arch, fpu.fpr[27]);
	374	OFFSET(VCPU_FPR28, kvm_vcpu_arch, fpu.fpr[28]);
	375	OFFSET(VCPU_FPR29, kvm_vcpu_arch, fpu.fpr[29]);
	376	OFFSET(VCPU_FPR30, kvm_vcpu_arch, fpu.fpr[30]);
	377	OFFSET(VCPU_FPR31, kvm_vcpu_arch, fpu.fpr[31]);
	378
	379	OFFSET(VCPU_FCR31, kvm_vcpu_arch, fpu.fcr31);
539cb89f	380	OFFSET(VCPU_MSA_CSR, kvm_vcpu_arch, fpu.msacsr);
98e91b84	381	BLANK();
12e25f8e	382	}
0ee958e1 PB	383
	384	#ifdef CONFIG_MIPS_CPS
	385	void output_cps_defines(void)
	386	{
	387	COMMENT(" MIPS CPS offsets. ");
245a7868 PB	388
	389	OFFSET(COREBOOTCFG_VPEMASK, core_boot_config, vpe_mask);
	390	OFFSET(COREBOOTCFG_VPECONFIG, core_boot_config, vpe_config);
	391	DEFINE(COREBOOTCFG_SIZE, sizeof(struct core_boot_config));
	392
	393	OFFSET(VPEBOOTCFG_PC, vpe_boot_config, pc);
	394	OFFSET(VPEBOOTCFG_SP, vpe_boot_config, sp);
	395	OFFSET(VPEBOOTCFG_GP, vpe_boot_config, gp);
	396	DEFINE(VPEBOOTCFG_SIZE, sizeof(struct vpe_boot_config));
0ee958e1 PB	397	}
0ee958e1 PB	398	#endif