]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * This file is subject to the terms and conditions of the GNU General Public | |
3 | * License. See the file "COPYING" in the main directory of this archive | |
4 | * for more details. | |
5 | * | |
6 | * Copyright (C) 1995 Linus Torvalds | |
7 | * Copyright (C) 1995 Waldorf Electronics | |
8 | * Copyright (C) 1994, 95, 96, 97, 98, 99, 2000, 01, 02, 03 Ralf Baechle | |
9 | * Copyright (C) 1996 Stoned Elipot | |
10 | * Copyright (C) 1999 Silicon Graphics, Inc. | |
20d60d99 | 11 | * Copyright (C) 2000, 2001, 2002, 2007 Maciej W. Rozycki |
1da177e4 | 12 | */ |
1da177e4 LT |
13 | #include <linux/init.h> |
14 | #include <linux/ioport.h> | |
1da177e4 | 15 | #include <linux/module.h> |
894673ee | 16 | #include <linux/screen_info.h> |
1da177e4 LT |
17 | #include <linux/bootmem.h> |
18 | #include <linux/initrd.h> | |
1da177e4 LT |
19 | #include <linux/root_dev.h> |
20 | #include <linux/highmem.h> | |
21 | #include <linux/console.h> | |
22a9835c | 22 | #include <linux/pfn.h> |
6312e0ee | 23 | #include <linux/debugfs.h> |
1da177e4 LT |
24 | |
25 | #include <asm/addrspace.h> | |
26 | #include <asm/bootinfo.h> | |
20d60d99 | 27 | #include <asm/bugs.h> |
ec74e361 | 28 | #include <asm/cache.h> |
1da177e4 LT |
29 | #include <asm/cpu.h> |
30 | #include <asm/sections.h> | |
31 | #include <asm/setup.h> | |
87353d8a | 32 | #include <asm/smp-ops.h> |
1da177e4 LT |
33 | #include <asm/system.h> |
34 | ||
ec74e361 | 35 | struct cpuinfo_mips cpu_data[NR_CPUS] __read_mostly; |
1da177e4 LT |
36 | |
37 | EXPORT_SYMBOL(cpu_data); | |
38 | ||
39 | #ifdef CONFIG_VT | |
40 | struct screen_info screen_info; | |
41 | #endif | |
42 | ||
43 | /* | |
44 | * Despite it's name this variable is even if we don't have PCI | |
45 | */ | |
46 | unsigned int PCI_DMA_BUS_IS_PHYS; | |
47 | ||
48 | EXPORT_SYMBOL(PCI_DMA_BUS_IS_PHYS); | |
49 | ||
50 | /* | |
51 | * Setup information | |
52 | * | |
53 | * These are initialized so they are in the .data section | |
54 | */ | |
ec74e361 | 55 | unsigned long mips_machtype __read_mostly = MACH_UNKNOWN; |
1da177e4 LT |
56 | |
57 | EXPORT_SYMBOL(mips_machtype); | |
1da177e4 LT |
58 | |
59 | struct boot_mem_map boot_mem_map; | |
60 | ||
6acc7d48 DV |
61 | static char __initdata command_line[COMMAND_LINE_SIZE]; |
62 | char __initdata arcs_cmdline[COMMAND_LINE_SIZE]; | |
63 | ||
64 | #ifdef CONFIG_CMDLINE_BOOL | |
65 | static char __initdata builtin_cmdline[COMMAND_LINE_SIZE] = CONFIG_CMDLINE; | |
66 | #endif | |
1da177e4 LT |
67 | |
68 | /* | |
69 | * mips_io_port_base is the begin of the address space to which x86 style | |
70 | * I/O ports are mapped. | |
71 | */ | |
ec74e361 | 72 | const unsigned long mips_io_port_base __read_mostly = -1; |
1da177e4 LT |
73 | EXPORT_SYMBOL(mips_io_port_base); |
74 | ||
1da177e4 LT |
75 | static struct resource code_resource = { .name = "Kernel code", }; |
76 | static struct resource data_resource = { .name = "Kernel data", }; | |
77 | ||
78 | void __init add_memory_region(phys_t start, phys_t size, long type) | |
79 | { | |
80 | int x = boot_mem_map.nr_map; | |
81 | struct boot_mem_map_entry *prev = boot_mem_map.map + x - 1; | |
82 | ||
b6f1f0de FBH |
83 | /* Sanity check */ |
84 | if (start + size < start) { | |
a64ae7a2 | 85 | pr_warning("Trying to add an invalid memory region, skipped\n"); |
b6f1f0de FBH |
86 | return; |
87 | } | |
88 | ||
1da177e4 LT |
89 | /* |
90 | * Try to merge with previous entry if any. This is far less than | |
91 | * perfect but is sufficient for most real world cases. | |
92 | */ | |
93 | if (x && prev->addr + prev->size == start && prev->type == type) { | |
94 | prev->size += size; | |
95 | return; | |
96 | } | |
97 | ||
98 | if (x == BOOT_MEM_MAP_MAX) { | |
a64ae7a2 | 99 | pr_err("Ooops! Too many entries in the memory map!\n"); |
1da177e4 LT |
100 | return; |
101 | } | |
102 | ||
103 | boot_mem_map.map[x].addr = start; | |
104 | boot_mem_map.map[x].size = size; | |
105 | boot_mem_map.map[x].type = type; | |
106 | boot_mem_map.nr_map++; | |
107 | } | |
108 | ||
109 | static void __init print_memory_map(void) | |
110 | { | |
111 | int i; | |
112 | const int field = 2 * sizeof(unsigned long); | |
113 | ||
114 | for (i = 0; i < boot_mem_map.nr_map; i++) { | |
a64ae7a2 | 115 | printk(KERN_INFO " memory: %0*Lx @ %0*Lx ", |
1da177e4 LT |
116 | field, (unsigned long long) boot_mem_map.map[i].size, |
117 | field, (unsigned long long) boot_mem_map.map[i].addr); | |
118 | ||
119 | switch (boot_mem_map.map[i].type) { | |
120 | case BOOT_MEM_RAM: | |
a64ae7a2 | 121 | printk(KERN_CONT "(usable)\n"); |
1da177e4 LT |
122 | break; |
123 | case BOOT_MEM_ROM_DATA: | |
a64ae7a2 | 124 | printk(KERN_CONT "(ROM data)\n"); |
1da177e4 LT |
125 | break; |
126 | case BOOT_MEM_RESERVED: | |
a64ae7a2 | 127 | printk(KERN_CONT "(reserved)\n"); |
1da177e4 LT |
128 | break; |
129 | default: | |
a64ae7a2 | 130 | printk(KERN_CONT "type %lu\n", boot_mem_map.map[i].type); |
1da177e4 LT |
131 | break; |
132 | } | |
133 | } | |
134 | } | |
135 | ||
d2043ca8 FBH |
136 | /* |
137 | * Manage initrd | |
138 | */ | |
139 | #ifdef CONFIG_BLK_DEV_INITRD | |
140 | ||
a09fc446 | 141 | static int __init rd_start_early(char *p) |
1da177e4 | 142 | { |
a09fc446 | 143 | unsigned long start = memparse(p, &p); |
1da177e4 | 144 | |
875d43e7 | 145 | #ifdef CONFIG_64BIT |
a7837b76 FBH |
146 | /* Guess if the sign extension was forgotten by bootloader */ |
147 | if (start < XKPHYS) | |
148 | start = (int)start; | |
1da177e4 | 149 | #endif |
a09fc446 FBH |
150 | initrd_start = start; |
151 | initrd_end += start; | |
a09fc446 FBH |
152 | return 0; |
153 | } | |
154 | early_param("rd_start", rd_start_early); | |
155 | ||
156 | static int __init rd_size_early(char *p) | |
157 | { | |
158 | initrd_end += memparse(p, &p); | |
1da177e4 LT |
159 | return 0; |
160 | } | |
a09fc446 | 161 | early_param("rd_size", rd_size_early); |
1da177e4 | 162 | |
a7837b76 | 163 | /* it returns the next free pfn after initrd */ |
d2043ca8 FBH |
164 | static unsigned long __init init_initrd(void) |
165 | { | |
a7837b76 | 166 | unsigned long end; |
d2043ca8 | 167 | |
d2043ca8 | 168 | /* |
a09fc446 FBH |
169 | * Board specific code or command line parser should have |
170 | * already set up initrd_start and initrd_end. In these cases | |
171 | * perfom sanity checks and use them if all looks good. | |
d2043ca8 | 172 | */ |
32028f1f | 173 | if (!initrd_start || initrd_end <= initrd_start) |
a7837b76 | 174 | goto disable; |
a7837b76 | 175 | |
a7837b76 | 176 | if (initrd_start & ~PAGE_MASK) { |
a64ae7a2 | 177 | pr_err("initrd start must be page aligned\n"); |
a7837b76 | 178 | goto disable; |
d2043ca8 | 179 | } |
a7837b76 | 180 | if (initrd_start < PAGE_OFFSET) { |
a64ae7a2 | 181 | pr_err("initrd start < PAGE_OFFSET\n"); |
a7837b76 FBH |
182 | goto disable; |
183 | } | |
184 | ||
185 | /* | |
186 | * Sanitize initrd addresses. For example firmware | |
187 | * can't guess if they need to pass them through | |
188 | * 64-bits values if the kernel has been built in pure | |
189 | * 32-bit. We need also to switch from KSEG0 to XKPHYS | |
190 | * addresses now, so the code can now safely use __pa(). | |
191 | */ | |
192 | end = __pa(initrd_end); | |
193 | initrd_end = (unsigned long)__va(end); | |
194 | initrd_start = (unsigned long)__va(__pa(initrd_start)); | |
195 | ||
196 | ROOT_DEV = Root_RAM0; | |
197 | return PFN_UP(end); | |
198 | disable: | |
199 | initrd_start = 0; | |
200 | initrd_end = 0; | |
201 | return 0; | |
d2043ca8 FBH |
202 | } |
203 | ||
204 | static void __init finalize_initrd(void) | |
205 | { | |
206 | unsigned long size = initrd_end - initrd_start; | |
207 | ||
208 | if (size == 0) { | |
209 | printk(KERN_INFO "Initrd not found or empty"); | |
210 | goto disable; | |
211 | } | |
d4df6d4e | 212 | if (__pa(initrd_end) > PFN_PHYS(max_low_pfn)) { |
a64ae7a2 | 213 | printk(KERN_ERR "Initrd extends beyond end of memory"); |
d2043ca8 FBH |
214 | goto disable; |
215 | } | |
216 | ||
72a7fe39 | 217 | reserve_bootmem(__pa(initrd_start), size, BOOTMEM_DEFAULT); |
d2043ca8 FBH |
218 | initrd_below_start_ok = 1; |
219 | ||
a64ae7a2 MC |
220 | pr_info("Initial ramdisk at: 0x%lx (%lu bytes)\n", |
221 | initrd_start, size); | |
d2043ca8 FBH |
222 | return; |
223 | disable: | |
a64ae7a2 | 224 | printk(KERN_CONT " - disabling initrd\n"); |
d2043ca8 FBH |
225 | initrd_start = 0; |
226 | initrd_end = 0; | |
227 | } | |
228 | ||
229 | #else /* !CONFIG_BLK_DEV_INITRD */ | |
230 | ||
9ba126cf RB |
231 | static unsigned long __init init_initrd(void) |
232 | { | |
233 | return 0; | |
234 | } | |
235 | ||
d2043ca8 FBH |
236 | #define finalize_initrd() do {} while (0) |
237 | ||
238 | #endif | |
239 | ||
b6f1f0de FBH |
240 | /* |
241 | * Initialize the bootmem allocator. It also setup initrd related data | |
242 | * if needed. | |
243 | */ | |
d2043ca8 FBH |
244 | #ifdef CONFIG_SGI_IP27 |
245 | ||
b6f1f0de | 246 | static void __init bootmem_init(void) |
1da177e4 | 247 | { |
d2043ca8 FBH |
248 | init_initrd(); |
249 | finalize_initrd(); | |
250 | } | |
251 | ||
252 | #else /* !CONFIG_SGI_IP27 */ | |
253 | ||
254 | static void __init bootmem_init(void) | |
255 | { | |
e452e94e | 256 | unsigned long reserved_end; |
db84dc61 | 257 | unsigned long mapstart = ~0UL; |
1da177e4 LT |
258 | unsigned long bootmap_size; |
259 | int i; | |
1da177e4 LT |
260 | |
261 | /* | |
d2043ca8 FBH |
262 | * Init any data related to initrd. It's a nop if INITRD is |
263 | * not selected. Once that done we can determine the low bound | |
264 | * of usable memory. | |
1da177e4 | 265 | */ |
12e22e8e RB |
266 | reserved_end = max(init_initrd(), |
267 | (unsigned long) PFN_UP(__pa_symbol(&_end))); | |
1da177e4 | 268 | |
db84dc61 FBH |
269 | /* |
270 | * max_low_pfn is not a number of pages. The number of pages | |
271 | * of the system is given by 'max_low_pfn - min_low_pfn'. | |
272 | */ | |
273 | min_low_pfn = ~0UL; | |
274 | max_low_pfn = 0; | |
275 | ||
b6f1f0de FBH |
276 | /* |
277 | * Find the highest page frame number we have available. | |
278 | */ | |
1da177e4 LT |
279 | for (i = 0; i < boot_mem_map.nr_map; i++) { |
280 | unsigned long start, end; | |
281 | ||
282 | if (boot_mem_map.map[i].type != BOOT_MEM_RAM) | |
283 | continue; | |
284 | ||
285 | start = PFN_UP(boot_mem_map.map[i].addr); | |
286 | end = PFN_DOWN(boot_mem_map.map[i].addr | |
b6f1f0de | 287 | + boot_mem_map.map[i].size); |
1da177e4 | 288 | |
db84dc61 FBH |
289 | if (end > max_low_pfn) |
290 | max_low_pfn = end; | |
291 | if (start < min_low_pfn) | |
292 | min_low_pfn = start; | |
b6f1f0de | 293 | if (end <= reserved_end) |
1da177e4 | 294 | continue; |
b6f1f0de FBH |
295 | if (start >= mapstart) |
296 | continue; | |
297 | mapstart = max(reserved_end, start); | |
1da177e4 LT |
298 | } |
299 | ||
db84dc61 FBH |
300 | if (min_low_pfn >= max_low_pfn) |
301 | panic("Incorrect memory mapping !!!"); | |
6f284a2c | 302 | if (min_low_pfn > ARCH_PFN_OFFSET) { |
a64ae7a2 MC |
303 | pr_info("Wasting %lu bytes for tracking %lu unused pages\n", |
304 | (min_low_pfn - ARCH_PFN_OFFSET) * sizeof(struct page), | |
305 | min_low_pfn - ARCH_PFN_OFFSET); | |
6f284a2c | 306 | } else if (min_low_pfn < ARCH_PFN_OFFSET) { |
a64ae7a2 MC |
307 | pr_info("%lu free pages won't be used\n", |
308 | ARCH_PFN_OFFSET - min_low_pfn); | |
db84dc61 | 309 | } |
6f284a2c | 310 | min_low_pfn = ARCH_PFN_OFFSET; |
db84dc61 | 311 | |
1da177e4 LT |
312 | /* |
313 | * Determine low and high memory ranges | |
314 | */ | |
dc3bf353 | 315 | max_pfn = max_low_pfn; |
db84dc61 | 316 | if (max_low_pfn > PFN_DOWN(HIGHMEM_START)) { |
b6f1f0de FBH |
317 | #ifdef CONFIG_HIGHMEM |
318 | highstart_pfn = PFN_DOWN(HIGHMEM_START); | |
db84dc61 | 319 | highend_pfn = max_low_pfn; |
1da177e4 | 320 | #endif |
db84dc61 | 321 | max_low_pfn = PFN_DOWN(HIGHMEM_START); |
1da177e4 LT |
322 | } |
323 | ||
1da177e4 | 324 | /* |
b6f1f0de | 325 | * Initialize the boot-time allocator with low memory only. |
1da177e4 | 326 | */ |
db84dc61 FBH |
327 | bootmap_size = init_bootmem_node(NODE_DATA(0), mapstart, |
328 | min_low_pfn, max_low_pfn); | |
cce335ae RB |
329 | |
330 | ||
cce335ae RB |
331 | for (i = 0; i < boot_mem_map.nr_map; i++) { |
332 | unsigned long start, end; | |
333 | ||
334 | start = PFN_UP(boot_mem_map.map[i].addr); | |
335 | end = PFN_DOWN(boot_mem_map.map[i].addr | |
336 | + boot_mem_map.map[i].size); | |
337 | ||
e452e94e AN |
338 | if (start <= min_low_pfn) |
339 | start = min_low_pfn; | |
cce335ae RB |
340 | if (start >= end) |
341 | continue; | |
342 | ||
343 | #ifndef CONFIG_HIGHMEM | |
344 | if (end > max_low_pfn) | |
345 | end = max_low_pfn; | |
346 | ||
347 | /* | |
348 | * ... finally, is the area going away? | |
349 | */ | |
350 | if (end <= start) | |
351 | continue; | |
352 | #endif | |
353 | ||
354 | add_active_range(0, start, end); | |
355 | } | |
356 | ||
1da177e4 LT |
357 | /* |
358 | * Register fully available low RAM pages with the bootmem allocator. | |
359 | */ | |
360 | for (i = 0; i < boot_mem_map.nr_map; i++) { | |
b6f1f0de | 361 | unsigned long start, end, size; |
1da177e4 LT |
362 | |
363 | /* | |
364 | * Reserve usable memory. | |
365 | */ | |
366 | if (boot_mem_map.map[i].type != BOOT_MEM_RAM) | |
367 | continue; | |
368 | ||
b6f1f0de FBH |
369 | start = PFN_UP(boot_mem_map.map[i].addr); |
370 | end = PFN_DOWN(boot_mem_map.map[i].addr | |
1da177e4 | 371 | + boot_mem_map.map[i].size); |
1da177e4 | 372 | /* |
b6f1f0de FBH |
373 | * We are rounding up the start address of usable memory |
374 | * and at the end of the usable range downwards. | |
1da177e4 | 375 | */ |
b6f1f0de | 376 | if (start >= max_low_pfn) |
1da177e4 | 377 | continue; |
b6f1f0de FBH |
378 | if (start < reserved_end) |
379 | start = reserved_end; | |
380 | if (end > max_low_pfn) | |
381 | end = max_low_pfn; | |
1da177e4 LT |
382 | |
383 | /* | |
b6f1f0de | 384 | * ... finally, is the area going away? |
1da177e4 | 385 | */ |
b6f1f0de | 386 | if (end <= start) |
1da177e4 | 387 | continue; |
b6f1f0de | 388 | size = end - start; |
1da177e4 LT |
389 | |
390 | /* Register lowmem ranges */ | |
b6f1f0de FBH |
391 | free_bootmem(PFN_PHYS(start), size << PAGE_SHIFT); |
392 | memory_present(0, start, end); | |
1da177e4 LT |
393 | } |
394 | ||
b6f1f0de FBH |
395 | /* |
396 | * Reserve the bootmap memory. | |
397 | */ | |
72a7fe39 | 398 | reserve_bootmem(PFN_PHYS(mapstart), bootmap_size, BOOTMEM_DEFAULT); |
b6f1f0de | 399 | |
d2043ca8 FBH |
400 | /* |
401 | * Reserve initrd memory if needed. | |
402 | */ | |
403 | finalize_initrd(); | |
1da177e4 LT |
404 | } |
405 | ||
d2043ca8 FBH |
406 | #endif /* CONFIG_SGI_IP27 */ |
407 | ||
2925aba4 | 408 | /* |
603e82ed | 409 | * arch_mem_init - initialize memory management subsystem |
2925aba4 RB |
410 | * |
411 | * o plat_mem_setup() detects the memory configuration and will record detected | |
412 | * memory areas using add_memory_region. | |
2925aba4 RB |
413 | * |
414 | * At this stage the memory configuration of the system is known to the | |
603e82ed | 415 | * kernel but generic memory management system is still entirely uninitialized. |
2925aba4 RB |
416 | * |
417 | * o bootmem_init() | |
418 | * o sparse_init() | |
419 | * o paging_init() | |
420 | * | |
421 | * At this stage the bootmem allocator is ready to use. | |
422 | * | |
423 | * NOTE: historically plat_mem_setup did the entire platform initialization. | |
424 | * This was rather impractical because it meant plat_mem_setup had to | |
425 | * get away without any kind of memory allocator. To keep old code from | |
426 | * breaking plat_setup was just renamed to plat_setup and a second platform | |
427 | * initialization hook for anything else was introduced. | |
428 | */ | |
429 | ||
982f6ffe | 430 | static int usermem __initdata; |
a09fc446 FBH |
431 | |
432 | static int __init early_parse_mem(char *p) | |
433 | { | |
434 | unsigned long start, size; | |
435 | ||
436 | /* | |
437 | * If a user specifies memory size, we | |
438 | * blow away any automatically generated | |
439 | * size. | |
440 | */ | |
441 | if (usermem == 0) { | |
442 | boot_mem_map.nr_map = 0; | |
443 | usermem = 1; | |
444 | } | |
445 | start = 0; | |
446 | size = memparse(p, &p); | |
447 | if (*p == '@') | |
448 | start = memparse(p + 1, &p); | |
449 | ||
450 | add_memory_region(start, size, BOOT_MEM_RAM); | |
451 | return 0; | |
452 | } | |
453 | early_param("mem", early_parse_mem); | |
2925aba4 RB |
454 | |
455 | static void __init arch_mem_init(char **cmdline_p) | |
456 | { | |
a09fc446 FBH |
457 | extern void plat_mem_setup(void); |
458 | ||
2925aba4 RB |
459 | /* call board setup routine */ |
460 | plat_mem_setup(); | |
461 | ||
a64ae7a2 | 462 | pr_info("Determined physical RAM map:\n"); |
a09fc446 FBH |
463 | print_memory_map(); |
464 | ||
6acc7d48 DV |
465 | #ifdef CONFIG_CMDLINE_BOOL |
466 | #ifdef CONFIG_CMDLINE_OVERRIDE | |
467 | strlcpy(boot_command_line, builtin_cmdline, COMMAND_LINE_SIZE); | |
468 | #else | |
469 | if (builtin_cmdline[0]) { | |
470 | strlcat(arcs_cmdline, " ", COMMAND_LINE_SIZE); | |
471 | strlcat(arcs_cmdline, builtin_cmdline, COMMAND_LINE_SIZE); | |
472 | } | |
473 | strlcpy(boot_command_line, arcs_cmdline, COMMAND_LINE_SIZE); | |
474 | #endif | |
475 | #else | |
476 | strlcpy(boot_command_line, arcs_cmdline, COMMAND_LINE_SIZE); | |
477 | #endif | |
478 | strlcpy(command_line, boot_command_line, COMMAND_LINE_SIZE); | |
2925aba4 RB |
479 | |
480 | *cmdline_p = command_line; | |
481 | ||
a09fc446 FBH |
482 | parse_early_param(); |
483 | ||
484 | if (usermem) { | |
a64ae7a2 | 485 | pr_info("User-defined physical RAM map:\n"); |
a09fc446 FBH |
486 | print_memory_map(); |
487 | } | |
488 | ||
2925aba4 RB |
489 | bootmem_init(); |
490 | sparse_init(); | |
491 | paging_init(); | |
492 | } | |
493 | ||
8df32c63 | 494 | static void __init resource_init(void) |
1da177e4 LT |
495 | { |
496 | int i; | |
497 | ||
6adb5fe7 RB |
498 | if (UNCAC_BASE != IO_BASE) |
499 | return; | |
500 | ||
f5bffe3a FBH |
501 | code_resource.start = __pa_symbol(&_text); |
502 | code_resource.end = __pa_symbol(&_etext) - 1; | |
503 | data_resource.start = __pa_symbol(&_etext); | |
504 | data_resource.end = __pa_symbol(&_edata) - 1; | |
1da177e4 LT |
505 | |
506 | /* | |
507 | * Request address space for all standard RAM. | |
508 | */ | |
509 | for (i = 0; i < boot_mem_map.nr_map; i++) { | |
510 | struct resource *res; | |
511 | unsigned long start, end; | |
512 | ||
513 | start = boot_mem_map.map[i].addr; | |
514 | end = boot_mem_map.map[i].addr + boot_mem_map.map[i].size - 1; | |
1c6fd44d | 515 | if (start >= HIGHMEM_START) |
1da177e4 | 516 | continue; |
1c6fd44d FBH |
517 | if (end >= HIGHMEM_START) |
518 | end = HIGHMEM_START - 1; | |
1da177e4 LT |
519 | |
520 | res = alloc_bootmem(sizeof(struct resource)); | |
521 | switch (boot_mem_map.map[i].type) { | |
522 | case BOOT_MEM_RAM: | |
523 | case BOOT_MEM_ROM_DATA: | |
524 | res->name = "System RAM"; | |
525 | break; | |
526 | case BOOT_MEM_RESERVED: | |
527 | default: | |
528 | res->name = "reserved"; | |
529 | } | |
530 | ||
531 | res->start = start; | |
532 | res->end = end; | |
533 | ||
534 | res->flags = IORESOURCE_MEM | IORESOURCE_BUSY; | |
535 | request_resource(&iomem_resource, res); | |
536 | ||
537 | /* | |
538 | * We don't know which RAM region contains kernel data, | |
539 | * so we try it repeatedly and let the resource manager | |
540 | * test it. | |
541 | */ | |
542 | request_resource(res, &code_resource); | |
543 | request_resource(res, &data_resource); | |
544 | } | |
545 | } | |
546 | ||
1da177e4 LT |
547 | void __init setup_arch(char **cmdline_p) |
548 | { | |
549 | cpu_probe(); | |
550 | prom_init(); | |
36a88530 RB |
551 | |
552 | #ifdef CONFIG_EARLY_PRINTK | |
07cdb784 | 553 | setup_early_printk(); |
36a88530 | 554 | #endif |
1da177e4 | 555 | cpu_report(); |
20d60d99 | 556 | check_bugs_early(); |
1da177e4 LT |
557 | |
558 | #if defined(CONFIG_VT) | |
559 | #if defined(CONFIG_VGA_CONSOLE) | |
e0daad44 | 560 | conswitchp = &vga_con; |
1da177e4 | 561 | #elif defined(CONFIG_DUMMY_CONSOLE) |
e0daad44 | 562 | conswitchp = &dummy_con; |
1da177e4 LT |
563 | #endif |
564 | #endif | |
565 | ||
2925aba4 | 566 | arch_mem_init(cmdline_p); |
1da177e4 | 567 | |
1da177e4 | 568 | resource_init(); |
9b6695a8 | 569 | plat_smp_setup(); |
1da177e4 LT |
570 | } |
571 | ||
f49a747c | 572 | static int __init fpu_disable(char *s) |
1da177e4 | 573 | { |
f088fc84 RB |
574 | int i; |
575 | ||
576 | for (i = 0; i < NR_CPUS; i++) | |
577 | cpu_data[i].options &= ~MIPS_CPU_FPU; | |
1da177e4 LT |
578 | |
579 | return 1; | |
580 | } | |
581 | ||
582 | __setup("nofpu", fpu_disable); | |
e50c0a8f | 583 | |
f49a747c | 584 | static int __init dsp_disable(char *s) |
e50c0a8f RB |
585 | { |
586 | cpu_data[0].ases &= ~MIPS_ASE_DSP; | |
587 | ||
588 | return 1; | |
589 | } | |
590 | ||
591 | __setup("nodsp", dsp_disable); | |
69a6c312 AN |
592 | |
593 | unsigned long kernelsp[NR_CPUS]; | |
594 | unsigned long fw_arg0, fw_arg1, fw_arg2, fw_arg3; | |
6312e0ee AN |
595 | |
596 | #ifdef CONFIG_DEBUG_FS | |
597 | struct dentry *mips_debugfs_dir; | |
598 | static int __init debugfs_mips(void) | |
599 | { | |
600 | struct dentry *d; | |
601 | ||
602 | d = debugfs_create_dir("mips", NULL); | |
b517531c Z |
603 | if (!d) |
604 | return -ENOMEM; | |
6312e0ee AN |
605 | mips_debugfs_dir = d; |
606 | return 0; | |
607 | } | |
608 | arch_initcall(debugfs_mips); | |
609 | #endif |