]>
Commit | Line | Data |
---|---|---|
5c642506 J |
1 | /* |
2 | * Copyright 2003-2011 NetLogic Microsystems, Inc. (NetLogic). All rights | |
3 | * reserved. | |
4 | * | |
5 | * This software is available to you under a choice of one of two | |
6 | * licenses. You may choose to be licensed under the terms of the GNU | |
7 | * General Public License (GPL) Version 2, available from the file | |
8 | * COPYING in the main directory of this source tree, or the NetLogic | |
9 | * license below: | |
10 | * | |
11 | * Redistribution and use in source and binary forms, with or without | |
12 | * modification, are permitted provided that the following conditions | |
13 | * are met: | |
14 | * | |
15 | * 1. Redistributions of source code must retain the above copyright | |
16 | * notice, this list of conditions and the following disclaimer. | |
17 | * 2. Redistributions in binary form must reproduce the above copyright | |
18 | * notice, this list of conditions and the following disclaimer in | |
19 | * the documentation and/or other materials provided with the | |
20 | * distribution. | |
21 | * | |
22 | * THIS SOFTWARE IS PROVIDED BY NETLOGIC ``AS IS'' AND ANY EXPRESS OR | |
23 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED | |
24 | * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE | |
25 | * ARE DISCLAIMED. IN NO EVENT SHALL NETLOGIC OR CONTRIBUTORS BE LIABLE | |
26 | * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR | |
27 | * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF | |
28 | * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR | |
29 | * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, | |
30 | * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE | |
31 | * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN | |
32 | * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
33 | */ | |
34 | ||
35 | #include <linux/kernel.h> | |
36 | #include <linux/delay.h> | |
37 | #include <linux/init.h> | |
38 | #include <linux/smp.h> | |
39 | #include <linux/irq.h> | |
40 | ||
41 | #include <asm/mmu_context.h> | |
42 | ||
43 | #include <asm/netlogic/interrupt.h> | |
44 | #include <asm/netlogic/mips-extns.h> | |
0c965407 J |
45 | #include <asm/netlogic/haldefs.h> |
46 | #include <asm/netlogic/common.h> | |
5c642506 | 47 | |
65040e22 J |
48 | #if defined(CONFIG_CPU_XLP) |
49 | #include <asm/netlogic/xlp-hal/iomap.h> | |
66d29985 | 50 | #include <asm/netlogic/xlp-hal/xlp.h> |
65040e22 J |
51 | #include <asm/netlogic/xlp-hal/pic.h> |
52 | #elif defined(CONFIG_CPU_XLR) | |
5c642506 J |
53 | #include <asm/netlogic/xlr/iomap.h> |
54 | #include <asm/netlogic/xlr/pic.h> | |
66d29985 | 55 | #include <asm/netlogic/xlr/xlr.h> |
65040e22 J |
56 | #else |
57 | #error "Unknown CPU" | |
58 | #endif | |
5c642506 | 59 | |
0c965407 | 60 | void nlm_send_ipi_single(int logical_cpu, unsigned int action) |
5c642506 | 61 | { |
77ae798f J |
62 | int cpu, node; |
63 | uint64_t picbase; | |
64 | ||
65 | cpu = cpu_logical_map(logical_cpu); | |
66 | node = cpu / NLM_CPUS_PER_NODE; | |
67 | picbase = nlm_get_node(node)->picbase; | |
5c642506 J |
68 | |
69 | if (action & SMP_CALL_FUNCTION) | |
77ae798f | 70 | nlm_pic_send_ipi(picbase, cpu, IRQ_IPI_SMP_FUNCTION, 0); |
0c965407 | 71 | if (action & SMP_RESCHEDULE_YOURSELF) |
77ae798f | 72 | nlm_pic_send_ipi(picbase, cpu, IRQ_IPI_SMP_RESCHEDULE, 0); |
5c642506 J |
73 | } |
74 | ||
75 | void nlm_send_ipi_mask(const struct cpumask *mask, unsigned int action) | |
76 | { | |
77 | int cpu; | |
78 | ||
79 | for_each_cpu(cpu, mask) { | |
0c965407 | 80 | nlm_send_ipi_single(cpu, action); |
5c642506 J |
81 | } |
82 | } | |
83 | ||
84 | /* IRQ_IPI_SMP_FUNCTION Handler */ | |
85 | void nlm_smp_function_ipi_handler(unsigned int irq, struct irq_desc *desc) | |
86 | { | |
220d9122 J |
87 | clear_c0_eimr(irq); |
88 | ack_c0_eirr(irq); | |
65040e22 | 89 | smp_call_function_interrupt(); |
220d9122 | 90 | set_c0_eimr(irq); |
5c642506 J |
91 | } |
92 | ||
93 | /* IRQ_IPI_SMP_RESCHEDULE handler */ | |
94 | void nlm_smp_resched_ipi_handler(unsigned int irq, struct irq_desc *desc) | |
95 | { | |
220d9122 J |
96 | clear_c0_eimr(irq); |
97 | ack_c0_eirr(irq); | |
65040e22 | 98 | scheduler_ipi(); |
220d9122 | 99 | set_c0_eimr(irq); |
5c642506 J |
100 | } |
101 | ||
102 | /* | |
103 | * Called before going into mips code, early cpu init | |
104 | */ | |
0c965407 | 105 | void nlm_early_init_secondary(int cpu) |
5c642506 | 106 | { |
65040e22 | 107 | change_c0_config(CONF_CM_CMASK, 0x3); |
65040e22 | 108 | #ifdef CONFIG_CPU_XLP |
77ae798f J |
109 | /* mmu init, once per core */ |
110 | if (cpu % NLM_THREADS_PER_CORE == 0) | |
0c965407 J |
111 | xlp_mmu_init(); |
112 | #endif | |
77ae798f | 113 | write_c0_ebase(nlm_current_node()->ebase); |
5c642506 J |
114 | } |
115 | ||
116 | /* | |
117 | * Code to run on secondary just after probing the CPU | |
118 | */ | |
119 | static void __cpuinit nlm_init_secondary(void) | |
120 | { | |
38541742 J |
121 | int hwtid; |
122 | ||
123 | hwtid = hard_smp_processor_id(); | |
124 | current_cpu_data.core = hwtid / NLM_THREADS_PER_CORE; | |
ed21cfe2 | 125 | nlm_percpu_init(hwtid); |
38541742 | 126 | nlm_smp_irq_init(hwtid); |
5c642506 J |
127 | } |
128 | ||
b3ea5818 HD |
129 | void nlm_prepare_cpus(unsigned int max_cpus) |
130 | { | |
131 | /* declare we are SMT capable */ | |
132 | smp_num_siblings = nlm_threads_per_core; | |
133 | } | |
134 | ||
5c642506 J |
135 | void nlm_smp_finish(void) |
136 | { | |
39263eeb | 137 | local_irq_enable(); |
5c642506 J |
138 | } |
139 | ||
140 | void nlm_cpus_done(void) | |
141 | { | |
142 | } | |
143 | ||
144 | /* | |
145 | * Boot all other cpus in the system, initialize them, and bring them into | |
146 | * the boot function | |
147 | */ | |
5c642506 J |
148 | int nlm_cpu_ready[NR_CPUS]; |
149 | unsigned long nlm_next_gp; | |
150 | unsigned long nlm_next_sp; | |
66d29985 | 151 | |
5c642506 J |
152 | cpumask_t phys_cpu_present_map; |
153 | ||
154 | void nlm_boot_secondary(int logical_cpu, struct task_struct *idle) | |
155 | { | |
77ae798f | 156 | int cpu, node; |
5c642506 | 157 | |
77ae798f J |
158 | cpu = cpu_logical_map(logical_cpu); |
159 | node = cpu / NLM_CPUS_PER_NODE; | |
160 | nlm_next_sp = (unsigned long)__KSTK_TOS(idle); | |
161 | nlm_next_gp = (unsigned long)task_thread_info(idle); | |
5c642506 | 162 | |
77ae798f | 163 | /* barrier for sp/gp store above */ |
5c642506 | 164 | __sync(); |
77ae798f | 165 | nlm_pic_send_ipi(nlm_get_node(node)->picbase, cpu, 1, 1); /* NMI */ |
5c642506 J |
166 | } |
167 | ||
168 | void __init nlm_smp_setup(void) | |
169 | { | |
170 | unsigned int boot_cpu; | |
77ae798f | 171 | int num_cpus, i, ncore; |
5c642506 J |
172 | |
173 | boot_cpu = hard_smp_processor_id(); | |
2a37b1ae | 174 | cpumask_clear(&phys_cpu_present_map); |
5c642506 | 175 | |
2a37b1ae | 176 | cpumask_set_cpu(boot_cpu, &phys_cpu_present_map); |
5c642506 J |
177 | __cpu_number_map[boot_cpu] = 0; |
178 | __cpu_logical_map[0] = boot_cpu; | |
0b5f9c00 | 179 | set_cpu_possible(0, true); |
5c642506 J |
180 | |
181 | num_cpus = 1; | |
182 | for (i = 0; i < NR_CPUS; i++) { | |
b2788965 | 183 | /* |
0c965407 J |
184 | * nlm_cpu_ready array is not set for the boot_cpu, |
185 | * it is only set for ASPs (see smpboot.S) | |
b2788965 | 186 | */ |
5c642506 | 187 | if (nlm_cpu_ready[i]) { |
2a37b1ae | 188 | cpumask_set_cpu(i, &phys_cpu_present_map); |
5c642506 J |
189 | __cpu_number_map[i] = num_cpus; |
190 | __cpu_logical_map[num_cpus] = i; | |
0b5f9c00 | 191 | set_cpu_possible(num_cpus, true); |
5c642506 J |
192 | ++num_cpus; |
193 | } | |
194 | } | |
195 | ||
77ae798f J |
196 | /* check with the cores we have worken up */ |
197 | for (ncore = 0, i = 0; i < NLM_NR_NODES; i++) | |
198 | ncore += hweight32(nlm_get_node(i)->coremask); | |
199 | ||
5c642506 | 200 | pr_info("Phys CPU present map: %lx, possible map %lx\n", |
2a37b1ae | 201 | (unsigned long)cpumask_bits(&phys_cpu_present_map)[0], |
0b5f9c00 | 202 | (unsigned long)cpumask_bits(cpu_possible_mask)[0]); |
5c642506 | 203 | |
77ae798f J |
204 | pr_info("Detected (%dc%dt) %d Slave CPU(s)\n", ncore, |
205 | nlm_threads_per_core, num_cpus); | |
66d29985 | 206 | nlm_set_nmi_handler(nlm_boot_secondary_cpus); |
5c642506 J |
207 | } |
208 | ||
2a37b1ae | 209 | static int nlm_parse_cpumask(cpumask_t *wakeup_mask) |
66d29985 J |
210 | { |
211 | uint32_t core0_thr_mask, core_thr_mask; | |
2a37b1ae | 212 | int threadmode, i, j; |
66d29985 | 213 | |
2a37b1ae | 214 | core0_thr_mask = 0; |
77ae798f | 215 | for (i = 0; i < NLM_THREADS_PER_CORE; i++) |
2a37b1ae J |
216 | if (cpumask_test_cpu(i, wakeup_mask)) |
217 | core0_thr_mask |= (1 << i); | |
66d29985 J |
218 | switch (core0_thr_mask) { |
219 | case 1: | |
220 | nlm_threads_per_core = 1; | |
221 | threadmode = 0; | |
222 | break; | |
223 | case 3: | |
224 | nlm_threads_per_core = 2; | |
225 | threadmode = 2; | |
226 | break; | |
227 | case 0xf: | |
228 | nlm_threads_per_core = 4; | |
229 | threadmode = 3; | |
230 | break; | |
231 | default: | |
232 | goto unsupp; | |
233 | } | |
234 | ||
235 | /* Verify other cores CPU masks */ | |
77ae798f | 236 | for (i = 0; i < NR_CPUS; i += NLM_THREADS_PER_CORE) { |
2a37b1ae | 237 | core_thr_mask = 0; |
77ae798f | 238 | for (j = 0; j < NLM_THREADS_PER_CORE; j++) |
2a37b1ae J |
239 | if (cpumask_test_cpu(i + j, wakeup_mask)) |
240 | core_thr_mask |= (1 << j); | |
241 | if (core_thr_mask != 0 && core_thr_mask != core0_thr_mask) | |
66d29985 | 242 | goto unsupp; |
66d29985 J |
243 | } |
244 | return threadmode; | |
245 | ||
246 | unsupp: | |
2a37b1ae J |
247 | panic("Unsupported CPU mask %lx\n", |
248 | (unsigned long)cpumask_bits(wakeup_mask)[0]); | |
66d29985 J |
249 | return 0; |
250 | } | |
251 | ||
2a37b1ae | 252 | int __cpuinit nlm_wakeup_secondary_cpus(void) |
66d29985 J |
253 | { |
254 | unsigned long reset_vec; | |
255 | char *reset_data; | |
256 | int threadmode; | |
257 | ||
258 | /* Update reset entry point with CPU init code */ | |
259 | reset_vec = CKSEG1ADDR(RESET_VEC_PHYS); | |
260 | memcpy((void *)reset_vec, (void *)nlm_reset_entry, | |
261 | (nlm_reset_entry_end - nlm_reset_entry)); | |
262 | ||
263 | /* verify the mask and setup core config variables */ | |
2a37b1ae | 264 | threadmode = nlm_parse_cpumask(&nlm_cpumask); |
66d29985 J |
265 | |
266 | /* Setup CPU init parameters */ | |
267 | reset_data = (char *)CKSEG1ADDR(RESET_DATA_PHYS); | |
268 | *(int *)(reset_data + BOOT_THREAD_MODE) = threadmode; | |
269 | ||
270 | #ifdef CONFIG_CPU_XLP | |
271 | xlp_wakeup_secondary_cpus(); | |
272 | #else | |
273 | xlr_wakeup_secondary_cpus(); | |
274 | #endif | |
275 | return 0; | |
276 | } | |
277 | ||
5c642506 J |
278 | struct plat_smp_ops nlm_smp_ops = { |
279 | .send_ipi_single = nlm_send_ipi_single, | |
280 | .send_ipi_mask = nlm_send_ipi_mask, | |
281 | .init_secondary = nlm_init_secondary, | |
282 | .smp_finish = nlm_smp_finish, | |
283 | .cpus_done = nlm_cpus_done, | |
284 | .boot_secondary = nlm_boot_secondary, | |
285 | .smp_setup = nlm_smp_setup, | |
286 | .prepare_cpus = nlm_prepare_cpus, | |
287 | }; |