[mirror_ubuntu-artful-kernel.git] / arch / mips / ralink / mt7620.c

/*
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 as published
 * by the Free Software Foundation.
 *
 * Parts of this file are based on Ralink's 2.6.21 BSP
 *
 * Copyright (C) 2008-2011 Gabor Juhos <juhosg@openwrt.org>
 * Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
 * Copyright (C) 2013 John Crispin <blogic@openwrt.org>
 */

#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/module.h>

#include <asm/mipsregs.h>
#include <asm/mach-ralink/ralink_regs.h>
#include <asm/mach-ralink/mt7620.h>
#include <asm/mach-ralink/pinmux.h>

#include "common.h"

/* analog */
#define PMU0_CFG		0x88
#define PMU_SW_SET		BIT(28)
#define A_DCDC_EN		BIT(24)
#define A_SSC_PERI		BIT(19)
#define A_SSC_GEN		BIT(18)
#define A_SSC_M			0x3
#define A_SSC_S			16
#define A_DLY_M			0x7
#define A_DLY_S			8
#define A_VTUNE_M		0xff

/* digital */
#define PMU1_CFG		0x8C
#define DIG_SW_SEL		BIT(25)

/* EFUSE bits */
#define EFUSE_MT7688		0x100000

/* DRAM type bit */
#define DRAM_TYPE_MT7628_MASK	0x1

/* does the board have sdram or ddram */
static int dram_type;

static struct rt2880_pmx_func i2c_grp[] =  { FUNC("i2c", 0, 1, 2) };
static struct rt2880_pmx_func spi_grp[] = { FUNC("spi", 0, 3, 4) };
static struct rt2880_pmx_func uartlite_grp[] = { FUNC("uartlite", 0, 15, 2) };
static struct rt2880_pmx_func mdio_grp[] = { FUNC("mdio", 0, 22, 2) };
static struct rt2880_pmx_func rgmii1_grp[] = { FUNC("rgmii1", 0, 24, 12) };
static struct rt2880_pmx_func refclk_grp[] = { FUNC("spi refclk", 0, 37, 3) };
static struct rt2880_pmx_func ephy_grp[] = { FUNC("ephy", 0, 40, 5) };
static struct rt2880_pmx_func rgmii2_grp[] = { FUNC("rgmii2", 0, 60, 12) };
static struct rt2880_pmx_func wled_grp[] = { FUNC("wled", 0, 72, 1) };
static struct rt2880_pmx_func pa_grp[] = { FUNC("pa", 0, 18, 4) };
static struct rt2880_pmx_func uartf_grp[] = {
	FUNC("uartf", MT7620_GPIO_MODE_UARTF, 7, 8),
	FUNC("pcm uartf", MT7620_GPIO_MODE_PCM_UARTF, 7, 8),
	FUNC("pcm i2s", MT7620_GPIO_MODE_PCM_I2S, 7, 8),
	FUNC("i2s uartf", MT7620_GPIO_MODE_I2S_UARTF, 7, 8),
	FUNC("pcm gpio", MT7620_GPIO_MODE_PCM_GPIO, 11, 4),
	FUNC("gpio uartf", MT7620_GPIO_MODE_GPIO_UARTF, 7, 4),
	FUNC("gpio i2s", MT7620_GPIO_MODE_GPIO_I2S, 7, 4),
};
static struct rt2880_pmx_func wdt_grp[] = {
	FUNC("wdt rst", 0, 17, 1),
	FUNC("wdt refclk", 0, 17, 1),
	};
static struct rt2880_pmx_func pcie_rst_grp[] = {
	FUNC("pcie rst", MT7620_GPIO_MODE_PCIE_RST, 36, 1),
	FUNC("pcie refclk", MT7620_GPIO_MODE_PCIE_REF, 36, 1)
};
static struct rt2880_pmx_func nd_sd_grp[] = {
	FUNC("nand", MT7620_GPIO_MODE_NAND, 45, 15),
	FUNC("sd", MT7620_GPIO_MODE_SD, 45, 15)
};

static struct rt2880_pmx_group mt7620a_pinmux_data[] = {
	GRP("i2c", i2c_grp, 1, MT7620_GPIO_MODE_I2C),
	GRP("uartf", uartf_grp, MT7620_GPIO_MODE_UART0_MASK,
		MT7620_GPIO_MODE_UART0_SHIFT),
	GRP("spi", spi_grp, 1, MT7620_GPIO_MODE_SPI),
	GRP("uartlite", uartlite_grp, 1, MT7620_GPIO_MODE_UART1),
	GRP_G("wdt", wdt_grp, MT7620_GPIO_MODE_WDT_MASK,
		MT7620_GPIO_MODE_WDT_GPIO, MT7620_GPIO_MODE_WDT_SHIFT),
	GRP("mdio", mdio_grp, 1, MT7620_GPIO_MODE_MDIO),
	GRP("rgmii1", rgmii1_grp, 1, MT7620_GPIO_MODE_RGMII1),
	GRP("spi refclk", refclk_grp, 1, MT7620_GPIO_MODE_SPI_REF_CLK),
	GRP_G("pcie", pcie_rst_grp, MT7620_GPIO_MODE_PCIE_MASK,
		MT7620_GPIO_MODE_PCIE_GPIO, MT7620_GPIO_MODE_PCIE_SHIFT),
	GRP_G("nd_sd", nd_sd_grp, MT7620_GPIO_MODE_ND_SD_MASK,
		MT7620_GPIO_MODE_ND_SD_GPIO, MT7620_GPIO_MODE_ND_SD_SHIFT),
	GRP("rgmii2", rgmii2_grp, 1, MT7620_GPIO_MODE_RGMII2),
	GRP("wled", wled_grp, 1, MT7620_GPIO_MODE_WLED),
	GRP("ephy", ephy_grp, 1, MT7620_GPIO_MODE_EPHY),
	GRP("pa", pa_grp, 1, MT7620_GPIO_MODE_PA),
	{ 0 }
};

static struct rt2880_pmx_func pwm1_grp_mt7628[] = {
	FUNC("sdcx", 3, 19, 1),
	FUNC("utif", 2, 19, 1),
	FUNC("gpio", 1, 19, 1),
	FUNC("pwm", 0, 19, 1),
};

static struct rt2880_pmx_func pwm0_grp_mt7628[] = {
	FUNC("sdcx", 3, 18, 1),
	FUNC("utif", 2, 18, 1),
	FUNC("gpio", 1, 18, 1),
	FUNC("pwm", 0, 18, 1),
};

static struct rt2880_pmx_func uart2_grp_mt7628[] = {
	FUNC("sdcx", 3, 20, 2),
	FUNC("pwm", 2, 20, 2),
	FUNC("gpio", 1, 20, 2),
	FUNC("uart", 0, 20, 2),
};

static struct rt2880_pmx_func uart1_grp_mt7628[] = {
	FUNC("sdcx", 3, 45, 2),
	FUNC("pwm", 2, 45, 2),
	FUNC("gpio", 1, 45, 2),
	FUNC("uart", 0, 45, 2),
};

static struct rt2880_pmx_func i2c_grp_mt7628[] = {
	FUNC("-", 3, 4, 2),
	FUNC("debug", 2, 4, 2),
	FUNC("gpio", 1, 4, 2),
	FUNC("i2c", 0, 4, 2),
};

static struct rt2880_pmx_func refclk_grp_mt7628[] = { FUNC("reclk", 0, 36, 1) };
static struct rt2880_pmx_func perst_grp_mt7628[] = { FUNC("perst", 0, 37, 1) };
static struct rt2880_pmx_func wdt_grp_mt7628[] = { FUNC("wdt", 0, 15, 38) };
static struct rt2880_pmx_func spi_grp_mt7628[] = { FUNC("spi", 0, 7, 4) };

static struct rt2880_pmx_func sd_mode_grp_mt7628[] = {
	FUNC("jtag", 3, 22, 8),
	FUNC("utif", 2, 22, 8),
	FUNC("gpio", 1, 22, 8),
	FUNC("sdcx", 0, 22, 8),
};

static struct rt2880_pmx_func uart0_grp_mt7628[] = {
	FUNC("-", 3, 12, 2),
	FUNC("-", 2, 12, 2),
	FUNC("gpio", 1, 12, 2),
	FUNC("uart", 0, 12, 2),
};

static struct rt2880_pmx_func i2s_grp_mt7628[] = {
	FUNC("antenna", 3, 0, 4),
	FUNC("pcm", 2, 0, 4),
	FUNC("gpio", 1, 0, 4),
	FUNC("i2s", 0, 0, 4),
};

static struct rt2880_pmx_func spi_cs1_grp_mt7628[] = {
	FUNC("-", 3, 6, 1),
	FUNC("refclk", 2, 6, 1),
	FUNC("gpio", 1, 6, 1),
	FUNC("spi", 0, 6, 1),
};

static struct rt2880_pmx_func spis_grp_mt7628[] = {
	FUNC("pwm", 3, 14, 4),
	FUNC("util", 2, 14, 4),
	FUNC("gpio", 1, 14, 4),
	FUNC("spis", 0, 14, 4),
};

static struct rt2880_pmx_func gpio_grp_mt7628[] = {
	FUNC("pcie", 3, 11, 1),
	FUNC("refclk", 2, 11, 1),
	FUNC("gpio", 1, 11, 1),
	FUNC("gpio", 0, 11, 1),
};

#define MT7628_GPIO_MODE_MASK	0x3

#define MT7628_GPIO_MODE_PWM1	30
#define MT7628_GPIO_MODE_PWM0	28
#define MT7628_GPIO_MODE_UART2	26
#define MT7628_GPIO_MODE_UART1	24
#define MT7628_GPIO_MODE_I2C	20
#define MT7628_GPIO_MODE_REFCLK	18
#define MT7628_GPIO_MODE_PERST	16
#define MT7628_GPIO_MODE_WDT	14
#define MT7628_GPIO_MODE_SPI	12
#define MT7628_GPIO_MODE_SDMODE	10
#define MT7628_GPIO_MODE_UART0	8
#define MT7628_GPIO_MODE_I2S	6
#define MT7628_GPIO_MODE_CS1	4
#define MT7628_GPIO_MODE_SPIS	2
#define MT7628_GPIO_MODE_GPIO	0

static struct rt2880_pmx_group mt7628an_pinmux_data[] = {
	GRP_G("pmw1", pwm1_grp_mt7628, MT7628_GPIO_MODE_MASK,
				1, MT7628_GPIO_MODE_PWM1),
	GRP_G("pmw1", pwm0_grp_mt7628, MT7628_GPIO_MODE_MASK,
				1, MT7628_GPIO_MODE_PWM0),
	GRP_G("uart2", uart2_grp_mt7628, MT7628_GPIO_MODE_MASK,
				1, MT7628_GPIO_MODE_UART2),
	GRP_G("uart1", uart1_grp_mt7628, MT7628_GPIO_MODE_MASK,
				1, MT7628_GPIO_MODE_UART1),
	GRP_G("i2c", i2c_grp_mt7628, MT7628_GPIO_MODE_MASK,
				1, MT7628_GPIO_MODE_I2C),
	GRP("refclk", refclk_grp_mt7628, 1, MT7628_GPIO_MODE_REFCLK),
	GRP("perst", perst_grp_mt7628, 1, MT7628_GPIO_MODE_PERST),
	GRP("wdt", wdt_grp_mt7628, 1, MT7628_GPIO_MODE_WDT),
	GRP("spi", spi_grp_mt7628, 1, MT7628_GPIO_MODE_SPI),
	GRP_G("sdmode", sd_mode_grp_mt7628, MT7628_GPIO_MODE_MASK,
				1, MT7628_GPIO_MODE_SDMODE),
	GRP_G("uart0", uart0_grp_mt7628, MT7628_GPIO_MODE_MASK,
				1, MT7628_GPIO_MODE_UART0),
	GRP_G("i2s", i2s_grp_mt7628, MT7628_GPIO_MODE_MASK,
				1, MT7628_GPIO_MODE_I2S),
	GRP_G("spi cs1", spi_cs1_grp_mt7628, MT7628_GPIO_MODE_MASK,
				1, MT7628_GPIO_MODE_CS1),
	GRP_G("spis", spis_grp_mt7628, MT7628_GPIO_MODE_MASK,
				1, MT7628_GPIO_MODE_SPIS),
	GRP_G("gpio", gpio_grp_mt7628, MT7628_GPIO_MODE_MASK,
				1, MT7628_GPIO_MODE_GPIO),
	{ 0 }
};

static inline int is_mt76x8(void)
{
	return ralink_soc == MT762X_SOC_MT7628AN ||
	       ralink_soc == MT762X_SOC_MT7688;
}

static __init u32
mt7620_calc_rate(u32 ref_rate, u32 mul, u32 div)
{
	u64 t;

	t = ref_rate;
	t *= mul;
	do_div(t, div);

	return t;
}

#define MHZ(x)		((x) * 1000 * 1000)

static __init unsigned long
mt7620_get_xtal_rate(void)
{
	u32 reg;

	reg = rt_sysc_r32(SYSC_REG_SYSTEM_CONFIG0);
	if (reg & SYSCFG0_XTAL_FREQ_SEL)
		return MHZ(40);

	return MHZ(20);
}

static __init unsigned long
mt7620_get_periph_rate(unsigned long xtal_rate)
{
	u32 reg;

	reg = rt_sysc_r32(SYSC_REG_CLKCFG0);
	if (reg & CLKCFG0_PERI_CLK_SEL)
		return xtal_rate;

	return MHZ(40);
}

static const u32 mt7620_clk_divider[] __initconst = { 2, 3, 4, 8 };

static __init unsigned long
mt7620_get_cpu_pll_rate(unsigned long xtal_rate)
{
	u32 reg;
	u32 mul;
	u32 div;

	reg = rt_sysc_r32(SYSC_REG_CPLL_CONFIG0);
	if (reg & CPLL_CFG0_BYPASS_REF_CLK)
		return xtal_rate;

	if ((reg & CPLL_CFG0_SW_CFG) == 0)
		return MHZ(600);

	mul = (reg >> CPLL_CFG0_PLL_MULT_RATIO_SHIFT) &
	      CPLL_CFG0_PLL_MULT_RATIO_MASK;
	mul += 24;
	if (reg & CPLL_CFG0_LC_CURFCK)
		mul *= 2;

	div = (reg >> CPLL_CFG0_PLL_DIV_RATIO_SHIFT) &
	      CPLL_CFG0_PLL_DIV_RATIO_MASK;

	WARN_ON(div >= ARRAY_SIZE(mt7620_clk_divider));

	return mt7620_calc_rate(xtal_rate, mul, mt7620_clk_divider[div]);
}

static __init unsigned long
mt7620_get_pll_rate(unsigned long xtal_rate, unsigned long cpu_pll_rate)
{
	u32 reg;

	reg = rt_sysc_r32(SYSC_REG_CPLL_CONFIG1);
	if (reg & CPLL_CFG1_CPU_AUX1)
		return xtal_rate;

	if (reg & CPLL_CFG1_CPU_AUX0)
		return MHZ(480);

	return cpu_pll_rate;
}

static __init unsigned long
mt7620_get_cpu_rate(unsigned long pll_rate)
{
	u32 reg;
	u32 mul;
	u32 div;

	reg = rt_sysc_r32(SYSC_REG_CPU_SYS_CLKCFG);

	mul = reg & CPU_SYS_CLKCFG_CPU_FFRAC_MASK;
	div = (reg >> CPU_SYS_CLKCFG_CPU_FDIV_SHIFT) &
	      CPU_SYS_CLKCFG_CPU_FDIV_MASK;

	return mt7620_calc_rate(pll_rate, mul, div);
}

static const u32 mt7620_ocp_dividers[16] __initconst = {
	[CPU_SYS_CLKCFG_OCP_RATIO_2] = 2,
	[CPU_SYS_CLKCFG_OCP_RATIO_3] = 3,
	[CPU_SYS_CLKCFG_OCP_RATIO_4] = 4,
	[CPU_SYS_CLKCFG_OCP_RATIO_5] = 5,
	[CPU_SYS_CLKCFG_OCP_RATIO_10] = 10,
};

static __init unsigned long
mt7620_get_dram_rate(unsigned long pll_rate)
{
	if (dram_type == SYSCFG0_DRAM_TYPE_SDRAM)
		return pll_rate / 4;

	return pll_rate / 3;
}

static __init unsigned long
mt7620_get_sys_rate(unsigned long cpu_rate)
{
	u32 reg;
	u32 ocp_ratio;
	u32 div;

	reg = rt_sysc_r32(SYSC_REG_CPU_SYS_CLKCFG);

	ocp_ratio = (reg >> CPU_SYS_CLKCFG_OCP_RATIO_SHIFT) &
		    CPU_SYS_CLKCFG_OCP_RATIO_MASK;

	if (WARN_ON(ocp_ratio >= ARRAY_SIZE(mt7620_ocp_dividers)))
		return cpu_rate;

	div = mt7620_ocp_dividers[ocp_ratio];
	if (WARN(!div, "invalid divider for OCP ratio %u", ocp_ratio))
		return cpu_rate;

	return cpu_rate / div;
}

void __init ralink_clk_init(void)
{
	unsigned long xtal_rate;
	unsigned long cpu_pll_rate;
	unsigned long pll_rate;
	unsigned long cpu_rate;
	unsigned long sys_rate;
	unsigned long dram_rate;
	unsigned long periph_rate;

	xtal_rate = mt7620_get_xtal_rate();

#define RFMT(label)	label ":%lu.%03luMHz "
#define RINT(x)		((x) / 1000000)
#define RFRAC(x)	(((x) / 1000) % 1000)

	if (is_mt76x8()) {
		if (xtal_rate == MHZ(40))
			cpu_rate = MHZ(580);
		else
			cpu_rate = MHZ(575);
		dram_rate = sys_rate = cpu_rate / 3;
		periph_rate = MHZ(40);

		ralink_clk_add("10000d00.uartlite", periph_rate);
		ralink_clk_add("10000e00.uartlite", periph_rate);
	} else {
		cpu_pll_rate = mt7620_get_cpu_pll_rate(xtal_rate);
		pll_rate = mt7620_get_pll_rate(xtal_rate, cpu_pll_rate);

		cpu_rate = mt7620_get_cpu_rate(pll_rate);
		dram_rate = mt7620_get_dram_rate(pll_rate);
		sys_rate = mt7620_get_sys_rate(cpu_rate);
		periph_rate = mt7620_get_periph_rate(xtal_rate);

		pr_debug(RFMT("XTAL") RFMT("CPU_PLL") RFMT("PLL"),
			 RINT(xtal_rate), RFRAC(xtal_rate),
			 RINT(cpu_pll_rate), RFRAC(cpu_pll_rate),
			 RINT(pll_rate), RFRAC(pll_rate));

		ralink_clk_add("10000500.uart", periph_rate);
	}

	pr_debug(RFMT("CPU") RFMT("DRAM") RFMT("SYS") RFMT("PERIPH"),
		 RINT(cpu_rate), RFRAC(cpu_rate),
		 RINT(dram_rate), RFRAC(dram_rate),
		 RINT(sys_rate), RFRAC(sys_rate),
		 RINT(periph_rate), RFRAC(periph_rate));
#undef RFRAC
#undef RINT
#undef RFMT

	ralink_clk_add("cpu", cpu_rate);
	ralink_clk_add("10000100.timer", periph_rate);
	ralink_clk_add("10000120.watchdog", periph_rate);
	ralink_clk_add("10000b00.spi", sys_rate);
	ralink_clk_add("10000c00.uartlite", periph_rate);
	ralink_clk_add("10180000.wmac", xtal_rate);
}

void __init ralink_of_remap(void)
{
	rt_sysc_membase = plat_of_remap_node("ralink,mt7620a-sysc");
	rt_memc_membase = plat_of_remap_node("ralink,mt7620a-memc");

	if (!rt_sysc_membase || !rt_memc_membase)
		panic("Failed to remap core resources");
}

static __init void
mt7620_dram_init(struct ralink_soc_info *soc_info)
{
	switch (dram_type) {
	case SYSCFG0_DRAM_TYPE_SDRAM:
		pr_info("Board has SDRAM\n");
		soc_info->mem_size_min = MT7620_SDRAM_SIZE_MIN;
		soc_info->mem_size_max = MT7620_SDRAM_SIZE_MAX;
		break;

	case SYSCFG0_DRAM_TYPE_DDR1:
		pr_info("Board has DDR1\n");
		soc_info->mem_size_min = MT7620_DDR1_SIZE_MIN;
		soc_info->mem_size_max = MT7620_DDR1_SIZE_MAX;
		break;

	case SYSCFG0_DRAM_TYPE_DDR2:
		pr_info("Board has DDR2\n");
		soc_info->mem_size_min = MT7620_DDR2_SIZE_MIN;
		soc_info->mem_size_max = MT7620_DDR2_SIZE_MAX;
		break;
	default:
		BUG();
	}
}

static __init void
mt7628_dram_init(struct ralink_soc_info *soc_info)
{
	switch (dram_type) {
	case SYSCFG0_DRAM_TYPE_DDR1_MT7628:
		pr_info("Board has DDR1\n");
		soc_info->mem_size_min = MT7620_DDR1_SIZE_MIN;
		soc_info->mem_size_max = MT7620_DDR1_SIZE_MAX;
		break;

	case SYSCFG0_DRAM_TYPE_DDR2_MT7628:
		pr_info("Board has DDR2\n");
		soc_info->mem_size_min = MT7620_DDR2_SIZE_MIN;
		soc_info->mem_size_max = MT7620_DDR2_SIZE_MAX;
		break;
	default:
		BUG();
	}
}

void prom_soc_init(struct ralink_soc_info *soc_info)
{
	void __iomem *sysc = (void __iomem *) KSEG1ADDR(MT7620_SYSC_BASE);
	unsigned char *name = NULL;
	u32 n0;
	u32 n1;
	u32 rev;
	u32 cfg0;
	u32 pmu0;
	u32 pmu1;
	u32 bga;

	n0 = __raw_readl(sysc + SYSC_REG_CHIP_NAME0);
	n1 = __raw_readl(sysc + SYSC_REG_CHIP_NAME1);
	rev = __raw_readl(sysc + SYSC_REG_CHIP_REV);
	bga = (rev >> CHIP_REV_PKG_SHIFT) & CHIP_REV_PKG_MASK;

	if (n0 == MT7620_CHIP_NAME0 && n1 == MT7620_CHIP_NAME1) {
		if (bga) {
			ralink_soc = MT762X_SOC_MT7620A;
			name = "MT7620A";
			soc_info->compatible = "ralink,mt7620a-soc";
		} else {
			ralink_soc = MT762X_SOC_MT7620N;
			name = "MT7620N";
			soc_info->compatible = "ralink,mt7620n-soc";
#ifdef CONFIG_PCI
			panic("mt7620n is only supported for non pci kernels");
#endif
		}
	} else if (n0 == MT7620_CHIP_NAME0 && n1 == MT7628_CHIP_NAME1) {
		u32 efuse = __raw_readl(sysc + SYSC_REG_EFUSE_CFG);

		if (efuse & EFUSE_MT7688) {
			ralink_soc = MT762X_SOC_MT7688;
			name = "MT7688";
		} else {
			ralink_soc = MT762X_SOC_MT7628AN;
			name = "MT7628AN";
		}
		soc_info->compatible = "ralink,mt7628an-soc";
	} else {
		panic("mt762x: unknown SoC, n0:%08x n1:%08x\n", n0, n1);
	}

	snprintf(soc_info->sys_type, RAMIPS_SYS_TYPE_LEN,
		"Ralink %s ver:%u eco:%u",
		name,
		(rev >> CHIP_REV_VER_SHIFT) & CHIP_REV_VER_MASK,
		(rev & CHIP_REV_ECO_MASK));

	cfg0 = __raw_readl(sysc + SYSC_REG_SYSTEM_CONFIG0);
	if (is_mt76x8())
		dram_type = cfg0 & DRAM_TYPE_MT7628_MASK;
	else
		dram_type = (cfg0 >> SYSCFG0_DRAM_TYPE_SHIFT) &
			    SYSCFG0_DRAM_TYPE_MASK;

	soc_info->mem_base = MT7620_DRAM_BASE;
	if (is_mt76x8())
		mt7628_dram_init(soc_info);
	else
		mt7620_dram_init(soc_info);

	pmu0 = __raw_readl(sysc + PMU0_CFG);
	pmu1 = __raw_readl(sysc + PMU1_CFG);

	pr_info("Analog PMU set to %s control\n",
		(pmu0 & PMU_SW_SET) ? ("sw") : ("hw"));
	pr_info("Digital PMU set to %s control\n",
		(pmu1 & DIG_SW_SEL) ? ("sw") : ("hw"));

	if (is_mt76x8())
		rt2880_pinmux_data = mt7628an_pinmux_data;
	else
		rt2880_pinmux_data = mt7620a_pinmux_data;
}
Commit	Line	Data
594bde68 JC	1	/*
	2	* This program is free software; you can redistribute it and/or modify it
	3	* under the terms of the GNU General Public License version 2 as published
	4	* by the Free Software Foundation.
	5	*
	6	* Parts of this file are based on Ralink's 2.6.21 BSP
	7	*
	8	* Copyright (C) 2008-2011 Gabor Juhos <juhosg@openwrt.org>
	9	* Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
	10	* Copyright (C) 2013 John Crispin <blogic@openwrt.org>
	11	*/
	12
	13	#include <linux/kernel.h>
	14	#include <linux/init.h>
	15	#include <linux/module.h>
	16
	17	#include <asm/mipsregs.h>
	18	#include <asm/mach-ralink/ralink_regs.h>
	19	#include <asm/mach-ralink/mt7620.h>
f576fb6a	20	#include <asm/mach-ralink/pinmux.h>
594bde68 JC	21
	22	#include "common.h"
	23
2adf550f JC	24	/* analog */
	25	#define PMU0_CFG 0x88
	26	#define PMU_SW_SET BIT(28)
	27	#define A_DCDC_EN BIT(24)
	28	#define A_SSC_PERI BIT(19)
	29	#define A_SSC_GEN BIT(18)
	30	#define A_SSC_M 0x3
	31	#define A_SSC_S 16
	32	#define A_DLY_M 0x7
	33	#define A_DLY_S 8
	34	#define A_VTUNE_M 0xff
	35
	36	/* digital */
	37	#define PMU1_CFG 0x8C
	38	#define DIG_SW_SEL BIT(25)
	39
81857db9 JC	40	/* EFUSE bits */
	41	#define EFUSE_MT7688 0x100000
	42
	43	/* DRAM type bit */
	44	#define DRAM_TYPE_MT7628_MASK 0x1
	45
594bde68 JC	46	/* does the board have sdram or ddram */
	47	static int dram_type;
	48
f576fb6a JC	49	static struct rt2880_pmx_func i2c_grp[] = { FUNC("i2c", 0, 1, 2) };
	50	static struct rt2880_pmx_func spi_grp[] = { FUNC("spi", 0, 3, 4) };
	51	static struct rt2880_pmx_func uartlite_grp[] = { FUNC("uartlite", 0, 15, 2) };
	52	static struct rt2880_pmx_func mdio_grp[] = { FUNC("mdio", 0, 22, 2) };
	53	static struct rt2880_pmx_func rgmii1_grp[] = { FUNC("rgmii1", 0, 24, 12) };
	54	static struct rt2880_pmx_func refclk_grp[] = { FUNC("spi refclk", 0, 37, 3) };
	55	static struct rt2880_pmx_func ephy_grp[] = { FUNC("ephy", 0, 40, 5) };
	56	static struct rt2880_pmx_func rgmii2_grp[] = { FUNC("rgmii2", 0, 60, 12) };
	57	static struct rt2880_pmx_func wled_grp[] = { FUNC("wled", 0, 72, 1) };
	58	static struct rt2880_pmx_func pa_grp[] = { FUNC("pa", 0, 18, 4) };
	59	static struct rt2880_pmx_func uartf_grp[] = {
	60	FUNC("uartf", MT7620_GPIO_MODE_UARTF, 7, 8),
	61	FUNC("pcm uartf", MT7620_GPIO_MODE_PCM_UARTF, 7, 8),
	62	FUNC("pcm i2s", MT7620_GPIO_MODE_PCM_I2S, 7, 8),
	63	FUNC("i2s uartf", MT7620_GPIO_MODE_I2S_UARTF, 7, 8),
	64	FUNC("pcm gpio", MT7620_GPIO_MODE_PCM_GPIO, 11, 4),
	65	FUNC("gpio uartf", MT7620_GPIO_MODE_GPIO_UARTF, 7, 4),
	66	FUNC("gpio i2s", MT7620_GPIO_MODE_GPIO_I2S, 7, 4),
594bde68	67	};
f576fb6a JC	68	static struct rt2880_pmx_func wdt_grp[] = {
	69	FUNC("wdt rst", 0, 17, 1),
	70	FUNC("wdt refclk", 0, 17, 1),
	71	};
	72	static struct rt2880_pmx_func pcie_rst_grp[] = {
	73	FUNC("pcie rst", MT7620_GPIO_MODE_PCIE_RST, 36, 1),
	74	FUNC("pcie refclk", MT7620_GPIO_MODE_PCIE_REF, 36, 1)
	75	};
	76	static struct rt2880_pmx_func nd_sd_grp[] = {
	77	FUNC("nand", MT7620_GPIO_MODE_NAND, 45, 15),
	78	FUNC("sd", MT7620_GPIO_MODE_SD, 45, 15)
594bde68 JC	79	};
594bde68 JC	80
f576fb6a JC	81	static struct rt2880_pmx_group mt7620a_pinmux_data[] = {
	82	GRP("i2c", i2c_grp, 1, MT7620_GPIO_MODE_I2C),
	83	GRP("uartf", uartf_grp, MT7620_GPIO_MODE_UART0_MASK,
	84	MT7620_GPIO_MODE_UART0_SHIFT),
	85	GRP("spi", spi_grp, 1, MT7620_GPIO_MODE_SPI),
	86	GRP("uartlite", uartlite_grp, 1, MT7620_GPIO_MODE_UART1),
	87	GRP_G("wdt", wdt_grp, MT7620_GPIO_MODE_WDT_MASK,
	88	MT7620_GPIO_MODE_WDT_GPIO, MT7620_GPIO_MODE_WDT_SHIFT),
	89	GRP("mdio", mdio_grp, 1, MT7620_GPIO_MODE_MDIO),
	90	GRP("rgmii1", rgmii1_grp, 1, MT7620_GPIO_MODE_RGMII1),
	91	GRP("spi refclk", refclk_grp, 1, MT7620_GPIO_MODE_SPI_REF_CLK),
	92	GRP_G("pcie", pcie_rst_grp, MT7620_GPIO_MODE_PCIE_MASK,
	93	MT7620_GPIO_MODE_PCIE_GPIO, MT7620_GPIO_MODE_PCIE_SHIFT),
	94	GRP_G("nd_sd", nd_sd_grp, MT7620_GPIO_MODE_ND_SD_MASK,
	95	MT7620_GPIO_MODE_ND_SD_GPIO, MT7620_GPIO_MODE_ND_SD_SHIFT),
	96	GRP("rgmii2", rgmii2_grp, 1, MT7620_GPIO_MODE_RGMII2),
	97	GRP("wled", wled_grp, 1, MT7620_GPIO_MODE_WLED),
	98	GRP("ephy", ephy_grp, 1, MT7620_GPIO_MODE_EPHY),
	99	GRP("pa", pa_grp, 1, MT7620_GPIO_MODE_PA),
	100	{ 0 }
594bde68 JC	101	};
594bde68 JC	102
53263a1c JC	103	static struct rt2880_pmx_func pwm1_grp_mt7628[] = {
	104	FUNC("sdcx", 3, 19, 1),
	105	FUNC("utif", 2, 19, 1),
	106	FUNC("gpio", 1, 19, 1),
	107	FUNC("pwm", 0, 19, 1),
	108	};
	109
	110	static struct rt2880_pmx_func pwm0_grp_mt7628[] = {
	111	FUNC("sdcx", 3, 18, 1),
	112	FUNC("utif", 2, 18, 1),
	113	FUNC("gpio", 1, 18, 1),
	114	FUNC("pwm", 0, 18, 1),
	115	};
	116
	117	static struct rt2880_pmx_func uart2_grp_mt7628[] = {
	118	FUNC("sdcx", 3, 20, 2),
	119	FUNC("pwm", 2, 20, 2),
	120	FUNC("gpio", 1, 20, 2),
	121	FUNC("uart", 0, 20, 2),
	122	};
	123
	124	static struct rt2880_pmx_func uart1_grp_mt7628[] = {
	125	FUNC("sdcx", 3, 45, 2),
	126	FUNC("pwm", 2, 45, 2),
	127	FUNC("gpio", 1, 45, 2),
	128	FUNC("uart", 0, 45, 2),
	129	};
	130
	131	static struct rt2880_pmx_func i2c_grp_mt7628[] = {
	132	FUNC("-", 3, 4, 2),
	133	FUNC("debug", 2, 4, 2),
	134	FUNC("gpio", 1, 4, 2),
	135	FUNC("i2c", 0, 4, 2),
	136	};
	137
	138	static struct rt2880_pmx_func refclk_grp_mt7628[] = { FUNC("reclk", 0, 36, 1) };
	139	static struct rt2880_pmx_func perst_grp_mt7628[] = { FUNC("perst", 0, 37, 1) };
	140	static struct rt2880_pmx_func wdt_grp_mt7628[] = { FUNC("wdt", 0, 15, 38) };
	141	static struct rt2880_pmx_func spi_grp_mt7628[] = { FUNC("spi", 0, 7, 4) };
	142
	143	static struct rt2880_pmx_func sd_mode_grp_mt7628[] = {
	144	FUNC("jtag", 3, 22, 8),
	145	FUNC("utif", 2, 22, 8),
	146	FUNC("gpio", 1, 22, 8),
	147	FUNC("sdcx", 0, 22, 8),
	148	};
	149
	150	static struct rt2880_pmx_func uart0_grp_mt7628[] = {
	151	FUNC("-", 3, 12, 2),
	152	FUNC("-", 2, 12, 2),
	153	FUNC("gpio", 1, 12, 2),
	154	FUNC("uart", 0, 12, 2),
	155	};
	156
	157	static struct rt2880_pmx_func i2s_grp_mt7628[] = {
	158	FUNC("antenna", 3, 0, 4),
	159	FUNC("pcm", 2, 0, 4),
	160	FUNC("gpio", 1, 0, 4),
	161	FUNC("i2s", 0, 0, 4),
	162	};
	163
	164	static struct rt2880_pmx_func spi_cs1_grp_mt7628[] = {
	165	FUNC("-", 3, 6, 1),
	166	FUNC("refclk", 2, 6, 1),
167	FUNC("gpio", 1, 6, 1),
168	FUNC("spi", 0, 6, 1),
169	};
170
171	static struct rt2880_pmx_func spis_grp_mt7628[] = {
172	FUNC("pwm", 3, 14, 4),
173	FUNC("util", 2, 14, 4),
174	FUNC("gpio", 1, 14, 4),
175	FUNC("spis", 0, 14, 4),
176	};
177
178	static struct rt2880_pmx_func gpio_grp_mt7628[] = {
179	FUNC("pcie", 3, 11, 1),
180	FUNC("refclk", 2, 11, 1),
181	FUNC("gpio", 1, 11, 1),
182	FUNC("gpio", 0, 11, 1),
183	};
184
185	#define MT7628_GPIO_MODE_MASK 0x3
186
187	#define MT7628_GPIO_MODE_PWM1 30
188	#define MT7628_GPIO_MODE_PWM0 28
189	#define MT7628_GPIO_MODE_UART2 26
190	#define MT7628_GPIO_MODE_UART1 24
191	#define MT7628_GPIO_MODE_I2C 20
192	#define MT7628_GPIO_MODE_REFCLK 18
193	#define MT7628_GPIO_MODE_PERST 16
194	#define MT7628_GPIO_MODE_WDT 14
195	#define MT7628_GPIO_MODE_SPI 12
196	#define MT7628_GPIO_MODE_SDMODE 10
197	#define MT7628_GPIO_MODE_UART0 8
198	#define MT7628_GPIO_MODE_I2S 6
199	#define MT7628_GPIO_MODE_CS1 4
200	#define MT7628_GPIO_MODE_SPIS 2
201	#define MT7628_GPIO_MODE_GPIO 0
202
203	static struct rt2880_pmx_group mt7628an_pinmux_data[] = {
204	GRP_G("pmw1", pwm1_grp_mt7628, MT7628_GPIO_MODE_MASK,
205	1, MT7628_GPIO_MODE_PWM1),
206	GRP_G("pmw1", pwm0_grp_mt7628, MT7628_GPIO_MODE_MASK,
207	1, MT7628_GPIO_MODE_PWM0),
208	GRP_G("uart2", uart2_grp_mt7628, MT7628_GPIO_MODE_MASK,
209	1, MT7628_GPIO_MODE_UART2),
210	GRP_G("uart1", uart1_grp_mt7628, MT7628_GPIO_MODE_MASK,
211	1, MT7628_GPIO_MODE_UART1),
212	GRP_G("i2c", i2c_grp_mt7628, MT7628_GPIO_MODE_MASK,
213	1, MT7628_GPIO_MODE_I2C),
214	GRP("refclk", refclk_grp_mt7628, 1, MT7628_GPIO_MODE_REFCLK),
215	GRP("perst", perst_grp_mt7628, 1, MT7628_GPIO_MODE_PERST),
216	GRP("wdt", wdt_grp_mt7628, 1, MT7628_GPIO_MODE_WDT),
217	GRP("spi", spi_grp_mt7628, 1, MT7628_GPIO_MODE_SPI),
218	GRP_G("sdmode", sd_mode_grp_mt7628, MT7628_GPIO_MODE_MASK,
219	1, MT7628_GPIO_MODE_SDMODE),
220	GRP_G("uart0", uart0_grp_mt7628, MT7628_GPIO_MODE_MASK,
221	1, MT7628_GPIO_MODE_UART0),
222	GRP_G("i2s", i2s_grp_mt7628, MT7628_GPIO_MODE_MASK,
223	1, MT7628_GPIO_MODE_I2S),
224	GRP_G("spi cs1", spi_cs1_grp_mt7628, MT7628_GPIO_MODE_MASK,
225	1, MT7628_GPIO_MODE_CS1),
226	GRP_G("spis", spis_grp_mt7628, MT7628_GPIO_MODE_MASK,
227	1, MT7628_GPIO_MODE_SPIS),
228	GRP_G("gpio", gpio_grp_mt7628, MT7628_GPIO_MODE_MASK,
229	1, MT7628_GPIO_MODE_GPIO),
230	{ 0 }
231	};
232
81857db9 JC	233	static inline int is_mt76x8(void)
81857db9 JC	234	{
418d29c8 JC	235	return ralink_soc == MT762X_SOC_MT7628AN \|\|
418d29c8 JC	236	ralink_soc == MT762X_SOC_MT7688;
81857db9 JC	237	}
81857db9 JC	238
ded1e9d7 GJ	239	static __init u32
	240	mt7620_calc_rate(u32 ref_rate, u32 mul, u32 div)
	241	{
	242	u64 t;
	243
	244	t = ref_rate;
	245	t *= mul;
	246	do_div(t, div);
	247
	248	return t;
	249	}
	250
	251	#define MHZ(x) ((x) * 1000 * 1000)
	252
	253	static __init unsigned long
	254	mt7620_get_xtal_rate(void)
594bde68	255	{
ded1e9d7 GJ	256	u32 reg;
	257
	258	reg = rt_sysc_r32(SYSC_REG_SYSTEM_CONFIG0);
	259	if (reg & SYSCFG0_XTAL_FREQ_SEL)
	260	return MHZ(40);
	261
	262	return MHZ(20);
	263	}
	264
	265	static __init unsigned long
	266	mt7620_get_periph_rate(unsigned long xtal_rate)
	267	{
	268	u32 reg;
	269
	270	reg = rt_sysc_r32(SYSC_REG_CLKCFG0);
	271	if (reg & CLKCFG0_PERI_CLK_SEL)
	272	return xtal_rate;
	273
	274	return MHZ(40);
	275	}
594bde68	276
ded1e9d7 GJ	277	static const u32 mt7620_clk_divider[] __initconst = { 2, 3, 4, 8 };
	278
	279	static __init unsigned long
	280	mt7620_get_cpu_pll_rate(unsigned long xtal_rate)
	281	{
	282	u32 reg;
	283	u32 mul;
	284	u32 div;
	285
	286	reg = rt_sysc_r32(SYSC_REG_CPLL_CONFIG0);
	287	if (reg & CPLL_CFG0_BYPASS_REF_CLK)
	288	return xtal_rate;
	289
	290	if ((reg & CPLL_CFG0_SW_CFG) == 0)
	291	return MHZ(600);
	292
	293	mul = (reg >> CPLL_CFG0_PLL_MULT_RATIO_SHIFT) &
	294	CPLL_CFG0_PLL_MULT_RATIO_MASK;
	295	mul += 24;
	296	if (reg & CPLL_CFG0_LC_CURFCK)
	297	mul *= 2;
	298
	299	div = (reg >> CPLL_CFG0_PLL_DIV_RATIO_SHIFT) &
	300	CPLL_CFG0_PLL_DIV_RATIO_MASK;
	301
	302	WARN_ON(div >= ARRAY_SIZE(mt7620_clk_divider));
	303
	304	return mt7620_calc_rate(xtal_rate, mul, mt7620_clk_divider[div]);
	305	}
	306
	307	static __init unsigned long
	308	mt7620_get_pll_rate(unsigned long xtal_rate, unsigned long cpu_pll_rate)
	309	{
	310	u32 reg;
	311
	312	reg = rt_sysc_r32(SYSC_REG_CPLL_CONFIG1);
	313	if (reg & CPLL_CFG1_CPU_AUX1)
	314	return xtal_rate;
	315
	316	if (reg & CPLL_CFG1_CPU_AUX0)
	317	return MHZ(480);
	318
	319	return cpu_pll_rate;
	320	}
	321
	322	static __init unsigned long
	323	mt7620_get_cpu_rate(unsigned long pll_rate)
	324	{
	325	u32 reg;
	326	u32 mul;
	327	u32 div;
	328
	329	reg = rt_sysc_r32(SYSC_REG_CPU_SYS_CLKCFG);
	330
	331	mul = reg & CPU_SYS_CLKCFG_CPU_FFRAC_MASK;
	332	div = (reg >> CPU_SYS_CLKCFG_CPU_FDIV_SHIFT) &
	333	CPU_SYS_CLKCFG_CPU_FDIV_MASK;
	334
	335	return mt7620_calc_rate(pll_rate, mul, div);
	336	}
	337
	338	static const u32 mt7620_ocp_dividers[16] __initconst = {
	339	[CPU_SYS_CLKCFG_OCP_RATIO_2] = 2,
	340	[CPU_SYS_CLKCFG_OCP_RATIO_3] = 3,
341	[CPU_SYS_CLKCFG_OCP_RATIO_4] = 4,
342	[CPU_SYS_CLKCFG_OCP_RATIO_5] = 5,
343	[CPU_SYS_CLKCFG_OCP_RATIO_10] = 10,
344	};
345
346	static __init unsigned long
347	mt7620_get_dram_rate(unsigned long pll_rate)
348	{
594bde68	349	if (dram_type == SYSCFG0_DRAM_TYPE_SDRAM)
ded1e9d7 GJ	350	return pll_rate / 4;
	351
	352	return pll_rate / 3;
	353	}
	354
	355	static __init unsigned long
	356	mt7620_get_sys_rate(unsigned long cpu_rate)
	357	{
	358	u32 reg;
	359	u32 ocp_ratio;
	360	u32 div;
	361
	362	reg = rt_sysc_r32(SYSC_REG_CPU_SYS_CLKCFG);
	363
	364	ocp_ratio = (reg >> CPU_SYS_CLKCFG_OCP_RATIO_SHIFT) &
	365	CPU_SYS_CLKCFG_OCP_RATIO_MASK;
	366
	367	if (WARN_ON(ocp_ratio >= ARRAY_SIZE(mt7620_ocp_dividers)))
	368	return cpu_rate;
	369
	370	div = mt7620_ocp_dividers[ocp_ratio];
	371	if (WARN(!div, "invalid divider for OCP ratio %u", ocp_ratio))
	372	return cpu_rate;
	373
	374	return cpu_rate / div;
	375	}
	376
	377	void __init ralink_clk_init(void)
	378	{
	379	unsigned long xtal_rate;
	380	unsigned long cpu_pll_rate;
	381	unsigned long pll_rate;
	382	unsigned long cpu_rate;
	383	unsigned long sys_rate;
	384	unsigned long dram_rate;
	385	unsigned long periph_rate;
	386
	387	xtal_rate = mt7620_get_xtal_rate();
	388
ded1e9d7 GJ	389	#define RFMT(label) label ":%lu.%03luMHz "
	390	#define RINT(x) ((x) / 1000000)
	391	#define RFRAC(x) (((x) / 1000) % 1000)
	392
81857db9	393	if (is_mt76x8()) {
53263a1c JC	394	if (xtal_rate == MHZ(40))
	395	cpu_rate = MHZ(580);
	396	else
	397	cpu_rate = MHZ(575);
	398	dram_rate = sys_rate = cpu_rate / 3;
	399	periph_rate = MHZ(40);
	400
	401	ralink_clk_add("10000d00.uartlite", periph_rate);
	402	ralink_clk_add("10000e00.uartlite", periph_rate);
	403	} else {
	404	cpu_pll_rate = mt7620_get_cpu_pll_rate(xtal_rate);
	405	pll_rate = mt7620_get_pll_rate(xtal_rate, cpu_pll_rate);
	406
	407	cpu_rate = mt7620_get_cpu_rate(pll_rate);
	408	dram_rate = mt7620_get_dram_rate(pll_rate);
	409	sys_rate = mt7620_get_sys_rate(cpu_rate);
	410	periph_rate = mt7620_get_periph_rate(xtal_rate);
	411
	412	pr_debug(RFMT("XTAL") RFMT("CPU_PLL") RFMT("PLL"),
	413	RINT(xtal_rate), RFRAC(xtal_rate),
	414	RINT(cpu_pll_rate), RFRAC(cpu_pll_rate),
	415	RINT(pll_rate), RFRAC(pll_rate));
	416
	417	ralink_clk_add("10000500.uart", periph_rate);
	418	}
ded1e9d7 GJ	419
	420	pr_debug(RFMT("CPU") RFMT("DRAM") RFMT("SYS") RFMT("PERIPH"),
	421	RINT(cpu_rate), RFRAC(cpu_rate),
	422	RINT(dram_rate), RFRAC(dram_rate),
	423	RINT(sys_rate), RFRAC(sys_rate),
	424	RINT(periph_rate), RFRAC(periph_rate));
ded1e9d7 GJ	425	#undef RFRAC
	426	#undef RINT
	427	#undef RFMT
594bde68 JC	428
594bde68 JC	429	ralink_clk_add("cpu", cpu_rate);
ded1e9d7	430	ralink_clk_add("10000100.timer", periph_rate);
68c9b7ed	431	ralink_clk_add("10000120.watchdog", periph_rate);
0d464968	432	ralink_clk_add("10000b00.spi", sys_rate);
ded1e9d7	433	ralink_clk_add("10000c00.uartlite", periph_rate);
1dc5c2cf	434	ralink_clk_add("10180000.wmac", xtal_rate);
594bde68 JC	435	}
	436
	437	void __init ralink_of_remap(void)
	438	{
	439	rt_sysc_membase = plat_of_remap_node("ralink,mt7620a-sysc");
	440	rt_memc_membase = plat_of_remap_node("ralink,mt7620a-memc");
	441
	442	if (!rt_sysc_membase \|\| !rt_memc_membase)
	443	panic("Failed to remap core resources");
	444	}
	445
53263a1c JC	446	static __init void
	447	mt7620_dram_init(struct ralink_soc_info *soc_info)
	448	{
	449	switch (dram_type) {
	450	case SYSCFG0_DRAM_TYPE_SDRAM:
	451	pr_info("Board has SDRAM\n");
	452	soc_info->mem_size_min = MT7620_SDRAM_SIZE_MIN;
	453	soc_info->mem_size_max = MT7620_SDRAM_SIZE_MAX;
	454	break;
	455
	456	case SYSCFG0_DRAM_TYPE_DDR1:
	457	pr_info("Board has DDR1\n");
	458	soc_info->mem_size_min = MT7620_DDR1_SIZE_MIN;
	459	soc_info->mem_size_max = MT7620_DDR1_SIZE_MAX;
	460	break;
	461
	462	case SYSCFG0_DRAM_TYPE_DDR2:
	463	pr_info("Board has DDR2\n");
	464	soc_info->mem_size_min = MT7620_DDR2_SIZE_MIN;
	465	soc_info->mem_size_max = MT7620_DDR2_SIZE_MAX;
	466	break;
	467	default:
	468	BUG();
	469	}
	470	}
	471
	472	static __init void
	473	mt7628_dram_init(struct ralink_soc_info *soc_info)
	474	{
	475	switch (dram_type) {
	476	case SYSCFG0_DRAM_TYPE_DDR1_MT7628:
	477	pr_info("Board has DDR1\n");
	478	soc_info->mem_size_min = MT7620_DDR1_SIZE_MIN;
	479	soc_info->mem_size_max = MT7620_DDR1_SIZE_MAX;
	480	break;
	481
	482	case SYSCFG0_DRAM_TYPE_DDR2_MT7628:
	483	pr_info("Board has DDR2\n");
	484	soc_info->mem_size_min = MT7620_DDR2_SIZE_MIN;
	485	soc_info->mem_size_max = MT7620_DDR2_SIZE_MAX;
	486	break;
	487	default:
	488	BUG();
	489	}
	490	}
	491
594bde68 JC	492	void prom_soc_init(struct ralink_soc_info *soc_info)
	493	{
	494	void __iomem sysc = (void __iomem ) KSEG1ADDR(MT7620_SYSC_BASE);
	495	unsigned char *name = NULL;
	496	u32 n0;
	497	u32 n1;
	498	u32 rev;
	499	u32 cfg0;
2adf550f JC	500	u32 pmu0;
2adf550f JC	501	u32 pmu1;
1dc5c2cf	502	u32 bga;
594bde68 JC	503
	504	n0 = __raw_readl(sysc + SYSC_REG_CHIP_NAME0);
	505	n1 = __raw_readl(sysc + SYSC_REG_CHIP_NAME1);
1dc5c2cf JC	506	rev = __raw_readl(sysc + SYSC_REG_CHIP_REV);
1dc5c2cf JC	507	bga = (rev >> CHIP_REV_PKG_SHIFT) & CHIP_REV_PKG_MASK;
594bde68	508
53263a1c JC	509	if (n0 == MT7620_CHIP_NAME0 && n1 == MT7620_CHIP_NAME1) {
53263a1c JC	510	if (bga) {
418d29c8	511	ralink_soc = MT762X_SOC_MT7620A;
53263a1c JC	512	name = "MT7620A";
	513	soc_info->compatible = "ralink,mt7620a-soc";
	514	} else {
418d29c8	515	ralink_soc = MT762X_SOC_MT7620N;
53263a1c JC	516	name = "MT7620N";
53263a1c JC	517	soc_info->compatible = "ralink,mt7620n-soc";
1dc5c2cf	518	#ifdef CONFIG_PCI
53263a1c	519	panic("mt7620n is only supported for non pci kernels");
1dc5c2cf	520	#endif
53263a1c JC	521	}
53263a1c JC	522	} else if (n0 == MT7620_CHIP_NAME0 && n1 == MT7628_CHIP_NAME1) {
81857db9 JC	523	u32 efuse = __raw_readl(sysc + SYSC_REG_EFUSE_CFG);
	524
	525	if (efuse & EFUSE_MT7688) {
418d29c8	526	ralink_soc = MT762X_SOC_MT7688;
81857db9 JC	527	name = "MT7688";
81857db9 JC	528	} else {
418d29c8	529	ralink_soc = MT762X_SOC_MT7628AN;
81857db9 JC	530	name = "MT7628AN";
81857db9 JC	531	}
53263a1c JC	532	soc_info->compatible = "ralink,mt7628an-soc";
	533	} else {
	534	panic("mt762x: unknown SoC, n0:%08x n1:%08x\n", n0, n1);
594bde68 JC	535	}
594bde68 JC	536
594bde68 JC	537	snprintf(soc_info->sys_type, RAMIPS_SYS_TYPE_LEN,
	538	"Ralink %s ver:%u eco:%u",
	539	name,
	540	(rev >> CHIP_REV_VER_SHIFT) & CHIP_REV_VER_MASK,
	541	(rev & CHIP_REV_ECO_MASK));
	542
	543	cfg0 = __raw_readl(sysc + SYSC_REG_SYSTEM_CONFIG0);
81857db9 JC	544	if (is_mt76x8())
	545	dram_type = cfg0 & DRAM_TYPE_MT7628_MASK;
	546	else
	547	dram_type = (cfg0 >> SYSCFG0_DRAM_TYPE_SHIFT) &
	548	SYSCFG0_DRAM_TYPE_MASK;
51e39607	549
51e39607	550	soc_info->mem_base = MT7620_DRAM_BASE;
81857db9	551	if (is_mt76x8())
53263a1c JC	552	mt7628_dram_init(soc_info);
	553	else
	554	mt7620_dram_init(soc_info);
2adf550f JC	555
	556	pmu0 = __raw_readl(sysc + PMU0_CFG);
	557	pmu1 = __raw_readl(sysc + PMU1_CFG);
	558
	559	pr_info("Analog PMU set to %s control\n",
	560	(pmu0 & PMU_SW_SET) ? ("sw") : ("hw"));
	561	pr_info("Digital PMU set to %s control\n",
	562	(pmu1 & DIG_SW_SEL) ? ("sw") : ("hw"));
53263a1c	563
81857db9	564	if (is_mt76x8())
53263a1c JC	565	rt2880_pinmux_data = mt7628an_pinmux_data;
	566	else
	567	rt2880_pinmux_data = mt7620a_pinmux_data;
594bde68	568	}