]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/openrisc/Kconfig
Merge tag 'for-v3.10' of git://git.infradead.org/users/cbou/linux-pstore
[mirror_ubuntu-bionic-kernel.git] / arch / openrisc / Kconfig
CommitLineData
f8c4a270
JB
1#
2# For a description of the syntax of this configuration file,
395cf969 3# see Documentation/kbuild/kconfig-language.txt.
f8c4a270
JB
4#
5
6config OPENRISC
7 def_bool y
8 select OF
9 select OF_EARLY_FLATTREE
b4c4c6ee 10 select IRQ_DOMAIN
f8c4a270 11 select HAVE_MEMBLOCK
d4cb776f 12 select ARCH_REQUIRE_GPIOLIB
f8c4a270
JB
13 select HAVE_ARCH_TRACEHOOK
14 select HAVE_GENERIC_HARDIRQS
15 select GENERIC_IRQ_CHIP
16 select GENERIC_IRQ_PROBE
17 select GENERIC_IRQ_SHOW
18 select GENERIC_IOMAP
9f13a1fd 19 select GENERIC_CPU_DEVICES
0662d33a 20 select GENERIC_ATOMIC64
5bf8f6bf 21 select GENERIC_CLOCKEVENTS
603d6637 22 select GENERIC_STRNCPY_FROM_USER
b48b2c3e 23 select GENERIC_STRNLEN_USER
786d35d4 24 select MODULES_USE_ELF_RELA
f8c4a270
JB
25
26config MMU
27 def_bool y
28
f8c4a270
JB
29config HAVE_DMA_ATTRS
30 def_bool y
31
32config UID16
33 def_bool y
34
35config RWSEM_GENERIC_SPINLOCK
36 def_bool y
37
38config RWSEM_XCHGADD_ALGORITHM
39 def_bool n
40
41config GENERIC_HWEIGHT
42 def_bool y
43
f8c4a270
JB
44config NO_IOPORT
45 def_bool y
46
47config GENERIC_GPIO
48 def_bool y
49
f8c4a270
JB
50config TRACE_IRQFLAGS_SUPPORT
51 def_bool y
52
53# For now, use generic checksum functions
54#These can be reimplemented in assembly later if so inclined
55config GENERIC_CSUM
56 def_bool y
57
f8c4a270
JB
58source "init/Kconfig"
59
60
61menu "Processor type and features"
62
63choice
64 prompt "Subarchitecture"
65 default OR1K_1200
66
67config OR1K_1200
68 bool "OR1200"
69 help
70 Generic OpenRISC 1200 architecture
71
72endchoice
73
74config OPENRISC_BUILTIN_DTB
75 string "Builtin DTB"
76 default ""
77
78menu "Class II Instructions"
79
80config OPENRISC_HAVE_INST_FF1
81 bool "Have instruction l.ff1"
82 default y
83 help
84 Select this if your implementation has the Class II instruction l.ff1
85
86config OPENRISC_HAVE_INST_FL1
87 bool "Have instruction l.fl1"
88 default y
89 help
90 Select this if your implementation has the Class II instruction l.fl1
91
92config OPENRISC_HAVE_INST_MUL
93 bool "Have instruction l.mul for hardware multiply"
94 default y
95 help
96 Select this if your implementation has a hardware multiply instruction
97
98config OPENRISC_HAVE_INST_DIV
99 bool "Have instruction l.div for hardware divide"
100 default y
101 help
102 Select this if your implementation has a hardware divide instruction
103endmenu
104
105
f8c4a270
JB
106source kernel/Kconfig.hz
107source kernel/Kconfig.preempt
108source "mm/Kconfig"
109
110config OPENRISC_NO_SPR_SR_DSX
111 bool "use SPR_SR_DSX software emulation" if OR1K_1200
112 default y
113 help
114 SPR_SR_DSX bit is status register bit indicating whether
115 the last exception has happened in delay slot.
116
117 OpenRISC architecture makes it optional to have it implemented
118 in hardware and the OR1200 does not have it.
119
120 Say N here if you know that your OpenRISC processor has
121 SPR_SR_DSX bit implemented. Say Y if you are unsure.
122
123config CMDLINE
124 string "Default kernel command string"
125 default ""
126 help
127 On some architectures there is currently no way for the boot loader
128 to pass arguments to the kernel. For these architectures, you should
129 supply some command-line options at build time by entering them
130 here.
131
132menu "Debugging options"
133
134config DEBUG_STACKOVERFLOW
135 bool "Check for kernel stack overflow"
136 default y
137 help
6b2aac42 138 Make extra checks for space available on stack in some
f8c4a270 139 critical functions. This will cause kernel to run a bit slower,
e41e85cc 140 but will catch most of kernel stack overruns and exit gracefully.
f8c4a270
JB
141
142 Say Y if you are unsure.
143
144config JUMP_UPON_UNHANDLED_EXCEPTION
145 bool "Try to die gracefully"
146 default y
147 help
148 Now this puts kernel into infinite loop after first oops. Till
149 your kernel crashes this doesn't have any influence.
150
151 Say Y if you are unsure.
152
f8c4a270
JB
153config OPENRISC_ESR_EXCEPTION_BUG_CHECK
154 bool "Check for possible ESR exception bug"
155 default n
156 help
157 This option enables some checks that might expose some problems
158 in kernel.
159
160 Say N if you are unsure.
161
162endmenu
163
164endmenu
165
166menu "Executable file formats"
167
168source "fs/Kconfig.binfmt"
169
170endmenu
171
172source "net/Kconfig"
173
174source "drivers/Kconfig"
175
176source "fs/Kconfig"
177
178source "security/Kconfig"
179
180source "crypto/Kconfig"
181
182source "lib/Kconfig"
183
184menu "Kernel hacking"
185
186source "lib/Kconfig.debug"
187
188endmenu