]>
Commit | Line | Data |
---|---|---|
b2441318 | 1 | # SPDX-License-Identifier: GPL-2.0 |
f8c4a270 JB |
2 | # |
3 | # For a description of the syntax of this configuration file, | |
395cf969 | 4 | # see Documentation/kbuild/kconfig-language.txt. |
f8c4a270 JB |
5 | # |
6 | ||
7 | config OPENRISC | |
8 | def_bool y | |
5600779e | 9 | select ARCH_HAS_SYNC_DMA_FOR_DEVICE |
bc3ec75d | 10 | select DMA_DIRECT_OPS |
f8c4a270 JB |
11 | select OF |
12 | select OF_EARLY_FLATTREE | |
b4c4c6ee | 13 | select IRQ_DOMAIN |
d1f6f28f | 14 | select HANDLE_DOMAIN_IRQ |
8636f344 | 15 | select GPIOLIB |
f8c4a270 | 16 | select HAVE_ARCH_TRACEHOOK |
c0fcaf55 | 17 | select SPARSE_IRQ |
f8c4a270 JB |
18 | select GENERIC_IRQ_CHIP |
19 | select GENERIC_IRQ_PROBE | |
20 | select GENERIC_IRQ_SHOW | |
21 | select GENERIC_IOMAP | |
9f13a1fd | 22 | select GENERIC_CPU_DEVICES |
04ea1e91 | 23 | select HAVE_UID16 |
0662d33a | 24 | select GENERIC_ATOMIC64 |
5bf8f6bf | 25 | select GENERIC_CLOCKEVENTS |
8e6d08e0 | 26 | select GENERIC_CLOCKEVENTS_BROADCAST |
603d6637 | 27 | select GENERIC_STRNCPY_FROM_USER |
b48b2c3e | 28 | select GENERIC_STRNLEN_USER |
8e6d08e0 | 29 | select GENERIC_SMP_IDLE_THREAD |
786d35d4 | 30 | select MODULES_USE_ELF_RELA |
d1a1dc0b | 31 | select HAVE_DEBUG_STACKOVERFLOW |
4db8e6d2 | 32 | select OR1K_PIC |
fff7fb0b | 33 | select CPU_NO_EFFICIENT_FFS if !OPENRISC_HAVE_INST_FF1 |
b5f82176 SH |
34 | select ARCH_USE_QUEUED_SPINLOCKS |
35 | select ARCH_USE_QUEUED_RWLOCKS | |
9b54470a | 36 | select OMPIC if SMP |
eecac38b | 37 | select ARCH_WANT_FRAME_POINTERS |
c5ca4560 | 38 | select GENERIC_IRQ_MULTI_HANDLER |
f8c4a270 | 39 | |
4c97a0c8 BM |
40 | config CPU_BIG_ENDIAN |
41 | def_bool y | |
42 | ||
f8c4a270 JB |
43 | config MMU |
44 | def_bool y | |
45 | ||
f8c4a270 JB |
46 | config RWSEM_GENERIC_SPINLOCK |
47 | def_bool y | |
48 | ||
49 | config RWSEM_XCHGADD_ALGORITHM | |
50 | def_bool n | |
51 | ||
52 | config GENERIC_HWEIGHT | |
53 | def_bool y | |
54 | ||
ce816fa8 | 55 | config NO_IOPORT_MAP |
f8c4a270 JB |
56 | def_bool y |
57 | ||
f8c4a270 JB |
58 | config TRACE_IRQFLAGS_SUPPORT |
59 | def_bool y | |
60 | ||
61 | # For now, use generic checksum functions | |
62 | #These can be reimplemented in assembly later if so inclined | |
63 | config GENERIC_CSUM | |
64 | def_bool y | |
65 | ||
eecac38b SH |
66 | config STACKTRACE_SUPPORT |
67 | def_bool y | |
68 | ||
78cdfb5c SH |
69 | config LOCKDEP_SUPPORT |
70 | def_bool y | |
71 | ||
f8c4a270 JB |
72 | menu "Processor type and features" |
73 | ||
74 | choice | |
75 | prompt "Subarchitecture" | |
76 | default OR1K_1200 | |
77 | ||
78 | config OR1K_1200 | |
79 | bool "OR1200" | |
80 | help | |
81 | Generic OpenRISC 1200 architecture | |
82 | ||
83 | endchoice | |
84 | ||
4ee93d80 JHW |
85 | config DCACHE_WRITETHROUGH |
86 | bool "Have write through data caches" | |
87 | default n | |
88 | help | |
89 | Select this if your implementation features write through data caches. | |
90 | Selecting 'N' here will allow the kernel to force flushing of data | |
91 | caches at relevant times. Most OpenRISC implementations support write- | |
92 | through data caches. | |
93 | ||
94 | If unsure say N here | |
95 | ||
f8c4a270 JB |
96 | config OPENRISC_BUILTIN_DTB |
97 | string "Builtin DTB" | |
98 | default "" | |
99 | ||
100 | menu "Class II Instructions" | |
101 | ||
102 | config OPENRISC_HAVE_INST_FF1 | |
103 | bool "Have instruction l.ff1" | |
104 | default y | |
105 | help | |
106 | Select this if your implementation has the Class II instruction l.ff1 | |
107 | ||
108 | config OPENRISC_HAVE_INST_FL1 | |
109 | bool "Have instruction l.fl1" | |
110 | default y | |
111 | help | |
112 | Select this if your implementation has the Class II instruction l.fl1 | |
113 | ||
114 | config OPENRISC_HAVE_INST_MUL | |
115 | bool "Have instruction l.mul for hardware multiply" | |
116 | default y | |
117 | help | |
118 | Select this if your implementation has a hardware multiply instruction | |
119 | ||
120 | config OPENRISC_HAVE_INST_DIV | |
121 | bool "Have instruction l.div for hardware divide" | |
122 | default y | |
123 | help | |
124 | Select this if your implementation has a hardware divide instruction | |
125 | endmenu | |
126 | ||
34bbdcdc | 127 | config NR_CPUS |
8e6d08e0 SK |
128 | int "Maximum number of CPUs (2-32)" |
129 | range 2 32 | |
130 | depends on SMP | |
131 | default "2" | |
132 | ||
133 | config SMP | |
134 | bool "Symmetric Multi-Processing support" | |
135 | help | |
136 | This enables support for systems with more than one CPU. If you have | |
137 | a system with only one CPU, say N. If you have a system with more | |
138 | than one CPU, say Y. | |
139 | ||
140 | If you don't know what to do here, say N. | |
f8c4a270 | 141 | |
f8c4a270 | 142 | source kernel/Kconfig.hz |
f8c4a270 JB |
143 | |
144 | config OPENRISC_NO_SPR_SR_DSX | |
145 | bool "use SPR_SR_DSX software emulation" if OR1K_1200 | |
146 | default y | |
147 | help | |
148 | SPR_SR_DSX bit is status register bit indicating whether | |
149 | the last exception has happened in delay slot. | |
150 | ||
151 | OpenRISC architecture makes it optional to have it implemented | |
152 | in hardware and the OR1200 does not have it. | |
153 | ||
154 | Say N here if you know that your OpenRISC processor has | |
155 | SPR_SR_DSX bit implemented. Say Y if you are unsure. | |
156 | ||
91993c8c SK |
157 | config OPENRISC_HAVE_SHADOW_GPRS |
158 | bool "Support for shadow gpr files" if !SMP | |
159 | default y if SMP | |
160 | help | |
161 | Say Y here if your OpenRISC processor features shadowed | |
162 | register files. They will in such case be used as a | |
163 | scratch reg storage on exception entry. | |
164 | ||
165 | On SMP systems, this feature is mandatory. | |
166 | On a unicore system it's safe to say N here if you are unsure. | |
167 | ||
f8c4a270 JB |
168 | config CMDLINE |
169 | string "Default kernel command string" | |
170 | default "" | |
171 | help | |
172 | On some architectures there is currently no way for the boot loader | |
173 | to pass arguments to the kernel. For these architectures, you should | |
174 | supply some command-line options at build time by entering them | |
175 | here. | |
176 | ||
177 | menu "Debugging options" | |
178 | ||
f8c4a270 JB |
179 | config JUMP_UPON_UNHANDLED_EXCEPTION |
180 | bool "Try to die gracefully" | |
181 | default y | |
182 | help | |
183 | Now this puts kernel into infinite loop after first oops. Till | |
184 | your kernel crashes this doesn't have any influence. | |
185 | ||
186 | Say Y if you are unsure. | |
187 | ||
f8c4a270 JB |
188 | config OPENRISC_ESR_EXCEPTION_BUG_CHECK |
189 | bool "Check for possible ESR exception bug" | |
190 | default n | |
191 | help | |
192 | This option enables some checks that might expose some problems | |
193 | in kernel. | |
194 | ||
195 | Say N if you are unsure. | |
196 | ||
197 | endmenu | |
198 | ||
199 | endmenu |