]> git.proxmox.com Git - mirror_ubuntu-hirsute-kernel.git/blame - arch/openrisc/Kconfig
dt-bindings: add openrisc to vendor prefixes list
[mirror_ubuntu-hirsute-kernel.git] / arch / openrisc / Kconfig
CommitLineData
f8c4a270
JB
1#
2# For a description of the syntax of this configuration file,
395cf969 3# see Documentation/kbuild/kconfig-language.txt.
f8c4a270
JB
4#
5
6config OPENRISC
7 def_bool y
8 select OF
9 select OF_EARLY_FLATTREE
b4c4c6ee 10 select IRQ_DOMAIN
d1f6f28f 11 select HANDLE_DOMAIN_IRQ
f8c4a270 12 select HAVE_MEMBLOCK
8636f344 13 select GPIOLIB
f8c4a270 14 select HAVE_ARCH_TRACEHOOK
c0fcaf55 15 select SPARSE_IRQ
f8c4a270
JB
16 select GENERIC_IRQ_CHIP
17 select GENERIC_IRQ_PROBE
18 select GENERIC_IRQ_SHOW
19 select GENERIC_IOMAP
9f13a1fd 20 select GENERIC_CPU_DEVICES
04ea1e91 21 select HAVE_UID16
0662d33a 22 select GENERIC_ATOMIC64
5bf8f6bf 23 select GENERIC_CLOCKEVENTS
603d6637 24 select GENERIC_STRNCPY_FROM_USER
b48b2c3e 25 select GENERIC_STRNLEN_USER
786d35d4 26 select MODULES_USE_ELF_RELA
d1a1dc0b 27 select HAVE_DEBUG_STACKOVERFLOW
4db8e6d2 28 select OR1K_PIC
fff7fb0b 29 select CPU_NO_EFFICIENT_FFS if !OPENRISC_HAVE_INST_FF1
266c7fad 30 select NO_BOOTMEM
b5f82176
SH
31 select ARCH_USE_QUEUED_SPINLOCKS
32 select ARCH_USE_QUEUED_RWLOCKS
f8c4a270 33
4c97a0c8
BM
34config CPU_BIG_ENDIAN
35 def_bool y
36
f8c4a270
JB
37config MMU
38 def_bool y
39
f8c4a270
JB
40config RWSEM_GENERIC_SPINLOCK
41 def_bool y
42
43config RWSEM_XCHGADD_ALGORITHM
44 def_bool n
45
46config GENERIC_HWEIGHT
47 def_bool y
48
ce816fa8 49config NO_IOPORT_MAP
f8c4a270
JB
50 def_bool y
51
f8c4a270
JB
52config TRACE_IRQFLAGS_SUPPORT
53 def_bool y
54
55# For now, use generic checksum functions
56#These can be reimplemented in assembly later if so inclined
57config GENERIC_CSUM
58 def_bool y
59
f8c4a270
JB
60source "init/Kconfig"
61
57a1a197 62source "kernel/Kconfig.freezer"
f8c4a270
JB
63
64menu "Processor type and features"
65
66choice
67 prompt "Subarchitecture"
68 default OR1K_1200
69
70config OR1K_1200
71 bool "OR1200"
72 help
73 Generic OpenRISC 1200 architecture
74
75endchoice
76
77config OPENRISC_BUILTIN_DTB
78 string "Builtin DTB"
79 default ""
80
81menu "Class II Instructions"
82
83config OPENRISC_HAVE_INST_FF1
84 bool "Have instruction l.ff1"
85 default y
86 help
87 Select this if your implementation has the Class II instruction l.ff1
88
89config OPENRISC_HAVE_INST_FL1
90 bool "Have instruction l.fl1"
91 default y
92 help
93 Select this if your implementation has the Class II instruction l.fl1
94
95config OPENRISC_HAVE_INST_MUL
96 bool "Have instruction l.mul for hardware multiply"
97 default y
98 help
99 Select this if your implementation has a hardware multiply instruction
100
101config OPENRISC_HAVE_INST_DIV
102 bool "Have instruction l.div for hardware divide"
103 default y
104 help
105 Select this if your implementation has a hardware divide instruction
106endmenu
107
34bbdcdc
SH
108config NR_CPUS
109 int
110 default "1"
f8c4a270 111
f8c4a270
JB
112source kernel/Kconfig.hz
113source kernel/Kconfig.preempt
114source "mm/Kconfig"
115
116config OPENRISC_NO_SPR_SR_DSX
117 bool "use SPR_SR_DSX software emulation" if OR1K_1200
118 default y
119 help
120 SPR_SR_DSX bit is status register bit indicating whether
121 the last exception has happened in delay slot.
122
123 OpenRISC architecture makes it optional to have it implemented
124 in hardware and the OR1200 does not have it.
125
126 Say N here if you know that your OpenRISC processor has
127 SPR_SR_DSX bit implemented. Say Y if you are unsure.
128
91993c8c
SK
129config OPENRISC_HAVE_SHADOW_GPRS
130 bool "Support for shadow gpr files" if !SMP
131 default y if SMP
132 help
133 Say Y here if your OpenRISC processor features shadowed
134 register files. They will in such case be used as a
135 scratch reg storage on exception entry.
136
137 On SMP systems, this feature is mandatory.
138 On a unicore system it's safe to say N here if you are unsure.
139
f8c4a270
JB
140config CMDLINE
141 string "Default kernel command string"
142 default ""
143 help
144 On some architectures there is currently no way for the boot loader
145 to pass arguments to the kernel. For these architectures, you should
146 supply some command-line options at build time by entering them
147 here.
148
149menu "Debugging options"
150
f8c4a270
JB
151config JUMP_UPON_UNHANDLED_EXCEPTION
152 bool "Try to die gracefully"
153 default y
154 help
155 Now this puts kernel into infinite loop after first oops. Till
156 your kernel crashes this doesn't have any influence.
157
158 Say Y if you are unsure.
159
f8c4a270
JB
160config OPENRISC_ESR_EXCEPTION_BUG_CHECK
161 bool "Check for possible ESR exception bug"
162 default n
163 help
164 This option enables some checks that might expose some problems
165 in kernel.
166
167 Say N if you are unsure.
168
169endmenu
170
171endmenu
172
173menu "Executable file formats"
174
175source "fs/Kconfig.binfmt"
176
177endmenu
178
179source "net/Kconfig"
180
181source "drivers/Kconfig"
182
183source "fs/Kconfig"
184
185source "security/Kconfig"
186
187source "crypto/Kconfig"
188
189source "lib/Kconfig"
190
191menu "Kernel hacking"
192
193source "lib/Kconfig.debug"
194
195endmenu