]> git.proxmox.com Git - mirror_ubuntu-eoan-kernel.git/blame - arch/powerpc/include/asm/kvm_host.h
kvm: Rename make_all_cpus_request() to kvm_make_all_cpus_request() and make it non...
[mirror_ubuntu-eoan-kernel.git] / arch / powerpc / include / asm / kvm_host.h
CommitLineData
bbf45ba5
HB
1/*
2 * This program is free software; you can redistribute it and/or modify
3 * it under the terms of the GNU General Public License, version 2, as
4 * published by the Free Software Foundation.
5 *
6 * This program is distributed in the hope that it will be useful,
7 * but WITHOUT ANY WARRANTY; without even the implied warranty of
8 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
9 * GNU General Public License for more details.
10 *
11 * You should have received a copy of the GNU General Public License
12 * along with this program; if not, write to the Free Software
13 * Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
14 *
15 * Copyright IBM Corp. 2007
16 *
17 * Authors: Hollis Blanchard <hollisb@us.ibm.com>
18 */
19
20#ifndef __POWERPC_KVM_HOST_H__
21#define __POWERPC_KVM_HOST_H__
22
23#include <linux/mutex.h>
544c6761
AG
24#include <linux/hrtimer.h>
25#include <linux/interrupt.h>
bbf45ba5
HB
26#include <linux/types.h>
27#include <linux/kvm_types.h>
371fefd6
PM
28#include <linux/threads.h>
29#include <linux/spinlock.h>
96bc451a 30#include <linux/kvm_para.h>
aa04b4cc
PM
31#include <linux/list.h>
32#include <linux/atomic.h>
bbf45ba5 33#include <asm/kvm_asm.h>
371fefd6 34#include <asm/processor.h>
342d3db7 35#include <asm/page.h>
249ba1ee 36#include <asm/cacheflush.h>
699a0ea0 37#include <asm/hvcall.h>
bbf45ba5 38
371fefd6
PM
39#define KVM_MAX_VCPUS NR_CPUS
40#define KVM_MAX_VCORES NR_CPUS
bbacc0c1 41#define KVM_USER_MEM_SLOTS 32
0743247f 42#define KVM_MEM_SLOTS_NUM KVM_USER_MEM_SLOTS
bbf45ba5 43
de56a948 44#ifdef CONFIG_KVM_MMIO
588968b6 45#define KVM_COALESCED_MMIO_PAGE_OFFSET 1
de56a948 46#endif
588968b6 47
de9ba2f3
AG
48/* These values are internal and can be increased later */
49#define KVM_NR_IRQCHIPS 1
50#define KVM_IRQCHIP_NUM_PINS 256
51
342d3db7
PM
52#include <linux/mmu_notifier.h>
53
54#define KVM_ARCH_WANT_MMU_NOTIFIER
55
342d3db7 56extern int kvm_unmap_hva(struct kvm *kvm, unsigned long hva);
b3ae2096
TY
57extern int kvm_unmap_hva_range(struct kvm *kvm,
58 unsigned long start, unsigned long end);
57128468 59extern int kvm_age_hva(struct kvm *kvm, unsigned long start, unsigned long end);
342d3db7
PM
60extern int kvm_test_age_hva(struct kvm *kvm, unsigned long hva);
61extern void kvm_set_spte_hva(struct kvm *kvm, unsigned long hva, pte_t pte);
62
fef093be
AG
63#define HPTEG_CACHE_NUM (1 << 15)
64#define HPTEG_HASH_BITS_PTE 13
2d27fc5e 65#define HPTEG_HASH_BITS_PTE_LONG 12
fef093be
AG
66#define HPTEG_HASH_BITS_VPTE 13
67#define HPTEG_HASH_BITS_VPTE_LONG 5
a4a0f252 68#define HPTEG_HASH_BITS_VPTE_64K 11
fef093be 69#define HPTEG_HASH_NUM_PTE (1 << HPTEG_HASH_BITS_PTE)
2d27fc5e 70#define HPTEG_HASH_NUM_PTE_LONG (1 << HPTEG_HASH_BITS_PTE_LONG)
fef093be
AG
71#define HPTEG_HASH_NUM_VPTE (1 << HPTEG_HASH_BITS_VPTE)
72#define HPTEG_HASH_NUM_VPTE_LONG (1 << HPTEG_HASH_BITS_VPTE_LONG)
a4a0f252 73#define HPTEG_HASH_NUM_VPTE_64K (1 << HPTEG_HASH_BITS_VPTE_64K)
ca95150b 74
28e83b4f
AG
75/* Physical Address Mask - allowed range of real mode RAM access */
76#define KVM_PAM 0x0fffffffffffffffULL
77
a8606e20
PM
78struct lppaca;
79struct slb_shadow;
2e25aa5f 80struct dtl_entry;
a8606e20 81
3ff95502
PM
82struct kvmppc_vcpu_book3s;
83struct kvmppc_book3s_shadow_vcpu;
84
bbf45ba5
HB
85struct kvm_vm_stat {
86 u32 remote_tlb_flush;
87};
88
89struct kvm_vcpu_stat {
90 u32 sum_exits;
91 u32 mmio_exits;
bbf45ba5
HB
92 u32 signal_exits;
93 u32 light_exits;
94 /* Account for special types of light exits: */
95 u32 itlb_real_miss_exits;
96 u32 itlb_virt_miss_exits;
97 u32 dtlb_real_miss_exits;
98 u32 dtlb_virt_miss_exits;
99 u32 syscall_exits;
100 u32 isi_exits;
101 u32 dsi_exits;
102 u32 emulated_inst_exits;
103 u32 dec_exits;
104 u32 ext_intr_exits;
45c5eb67 105 u32 halt_wakeup;
d30f6e48
SW
106 u32 dbell_exits;
107 u32 gdbell_exits;
35c4a733
AG
108 u32 ld;
109 u32 st;
00c3a37c 110#ifdef CONFIG_PPC_BOOK3S
ca95150b
AG
111 u32 pf_storage;
112 u32 pf_instruc;
113 u32 sp_storage;
114 u32 sp_instruc;
115 u32 queue_intr;
ca95150b 116 u32 ld_slow;
ca95150b
AG
117 u32 st_slow;
118#endif
bbf45ba5
HB
119};
120
73e75b41
HB
121enum kvm_exit_types {
122 MMIO_EXITS,
73e75b41
HB
123 SIGNAL_EXITS,
124 ITLB_REAL_MISS_EXITS,
125 ITLB_VIRT_MISS_EXITS,
126 DTLB_REAL_MISS_EXITS,
127 DTLB_VIRT_MISS_EXITS,
128 SYSCALL_EXITS,
129 ISI_EXITS,
130 DSI_EXITS,
131 EMULATED_INST_EXITS,
132 EMULATED_MTMSRWE_EXITS,
133 EMULATED_WRTEE_EXITS,
134 EMULATED_MTSPR_EXITS,
135 EMULATED_MFSPR_EXITS,
136 EMULATED_MTMSR_EXITS,
137 EMULATED_MFMSR_EXITS,
138 EMULATED_TLBSX_EXITS,
139 EMULATED_TLBWE_EXITS,
140 EMULATED_RFI_EXITS,
d30f6e48 141 EMULATED_RFCI_EXITS,
73e75b41
HB
142 DEC_EXITS,
143 EXT_INTR_EXITS,
144 HALT_WAKEUP,
145 USR_PR_INST,
146 FP_UNAVAIL,
147 DEBUG_EXITS,
148 TIMEINGUEST,
d30f6e48
SW
149 DBELL_EXITS,
150 GDBELL_EXITS,
73e75b41
HB
151 __NUMBER_OF_KVM_EXIT_TYPES
152};
153
73e75b41 154/* allow access to big endian 32bit upper/lower parts and 64bit var */
7b701591 155struct kvmppc_exit_timing {
73e75b41
HB
156 union {
157 u64 tv64;
158 struct {
159 u32 tbu, tbl;
160 } tv32;
161 };
162};
73e75b41 163
de56a948
PM
164struct kvmppc_pginfo {
165 unsigned long pfn;
166 atomic_t refcnt;
167};
168
54738c09
DG
169struct kvmppc_spapr_tce_table {
170 struct list_head list;
171 struct kvm *kvm;
172 u64 liobn;
173 u32 window_size;
174 struct page *pages[0];
175};
176
6c45b810
AK
177struct kvm_rma_info {
178 atomic_t use_count;
179 unsigned long base_pfn;
aa04b4cc
PM
180};
181
bc5ad3f3
BH
182/* XICS components, defined in book3s_xics.c */
183struct kvmppc_xics;
184struct kvmppc_icp;
185
8936dda4
PM
186/*
187 * The reverse mapping array has one entry for each HPTE,
188 * which stores the guest's view of the second word of the HPTE
06ce2c63
PM
189 * (including the guest physical address of the mapping),
190 * plus forward and backward pointers in a doubly-linked ring
191 * of HPTEs that map the same host page. The pointers in this
192 * ring are 32-bit HPTE indexes, to save space.
8936dda4
PM
193 */
194struct revmap_entry {
195 unsigned long guest_rpte;
06ce2c63 196 unsigned int forw, back;
8936dda4
PM
197};
198
06ce2c63 199/*
a66b48c3 200 * We use the top bit of each memslot->arch.rmap entry as a lock bit,
06ce2c63
PM
201 * and bit 32 as a present flag. The bottom 32 bits are the
202 * index in the guest HPT of a HPTE that points to the page.
203 */
204#define KVMPPC_RMAP_LOCK_BIT 63
bad3b507
PM
205#define KVMPPC_RMAP_RC_SHIFT 32
206#define KVMPPC_RMAP_REFERENCED (HPTE_R_R << KVMPPC_RMAP_RC_SHIFT)
207#define KVMPPC_RMAP_CHANGED (HPTE_R_C << KVMPPC_RMAP_RC_SHIFT)
06ce2c63
PM
208#define KVMPPC_RMAP_PRESENT 0x100000000ul
209#define KVMPPC_RMAP_INDEX 0xfffffffful
210
a66b48c3 211/* Low-order bits in memslot->arch.slot_phys[] */
da9d1d7f 212#define KVMPPC_PAGE_ORDER_MASK 0x1f
9d0ef5ea
PM
213#define KVMPPC_PAGE_NO_CACHE HPTE_R_I /* 0x20 */
214#define KVMPPC_PAGE_WRITETHRU HPTE_R_W /* 0x40 */
b2b2f165
PM
215#define KVMPPC_GOT_PAGE 0x80
216
db3fe4eb 217struct kvm_arch_memory_slot {
9975f5e3 218#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
d89cc617 219 unsigned long *rmap;
a66b48c3 220 unsigned long *slot_phys;
9975f5e3 221#endif /* CONFIG_KVM_BOOK3S_HV_POSSIBLE */
db3fe4eb
TY
222};
223
bbf45ba5 224struct kvm_arch {
d30f6e48 225 unsigned int lpid;
9975f5e3 226#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
de56a948 227 unsigned long hpt_virt;
8936dda4 228 struct revmap_entry *revmap;
de56a948
PM
229 unsigned int host_lpid;
230 unsigned long host_lpcr;
231 unsigned long sdr1;
232 unsigned long host_sdr1;
233 int tlbie_lock;
aa04b4cc
PM
234 unsigned long lpcr;
235 unsigned long rmor;
6c45b810 236 struct kvm_rma_info *rma;
697d3899 237 unsigned long vrma_slb_v;
c77162de 238 int rma_setup_done;
342d3db7 239 int using_mmu_notifiers;
32fad281
PM
240 u32 hpt_order;
241 atomic_t vcpus_running;
1b400ba0 242 u32 online_vcores;
32fad281
PM
243 unsigned long hpt_npte;
244 unsigned long hpt_mask;
44e5f6be 245 atomic_t hpte_mod_interest;
c77162de 246 spinlock_t slot_phys_lock;
1b400ba0 247 cpumask_t need_tlb_flush;
fa61a4e3 248 int hpt_cma_alloc;
9975f5e3 249#endif /* CONFIG_KVM_BOOK3S_HV_POSSIBLE */
7aa79938 250#ifdef CONFIG_KVM_BOOK3S_PR_POSSIBLE
9308ab8e
PM
251 struct mutex hpt_mutex;
252#endif
f31e65e1
BH
253#ifdef CONFIG_PPC_BOOK3S_64
254 struct list_head spapr_tce_tables;
8e591cb7 255 struct list_head rtas_tokens;
699a0ea0 256 DECLARE_BITMAP(enabled_hcalls, MAX_HCALL_OPCODE/4 + 1);
f31e65e1 257#endif
de9ba2f3
AG
258#ifdef CONFIG_KVM_MPIC
259 struct openpic *mpic;
260#endif
bc5ad3f3
BH
261#ifdef CONFIG_KVM_XICS
262 struct kvmppc_xics *xics;
263#endif
cbbc58d4 264 struct kvmppc_ops *kvm_ops;
1287cb3f
AG
265#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
266 /* This array can grow quite large, keep it at the end */
267 struct kvmppc_vcore *vcores[KVM_MAX_VCORES];
268#endif
bbf45ba5
HB
269};
270
371fefd6
PM
271/*
272 * Struct for a virtual core.
273 * Note: entry_exit_count combines an entry count in the bottom 8 bits
274 * and an exit count in the next 8 bits. This is so that we can
275 * atomically increment the entry count iff the exit count is 0
276 * without taking the lock.
277 */
278struct kvmppc_vcore {
279 int n_runnable;
19ccb76a 280 int n_busy;
371fefd6
PM
281 int num_threads;
282 int entry_exit_count;
283 int n_woken;
284 int nap_count;
19ccb76a 285 int napping_threads;
e0b7ec05 286 int first_vcpuid;
371fefd6 287 u16 pcpu;
1b400ba0 288 u16 last_cpu;
19ccb76a 289 u8 vcore_state;
371fefd6
PM
290 u8 in_guest;
291 struct list_head runnable_threads;
292 spinlock_t lock;
19ccb76a 293 wait_queue_head_t wq;
0456ec4f
PM
294 u64 stolen_tb;
295 u64 preempt_tb;
296 struct kvm_vcpu *runner;
e0b7ec05 297 struct kvm *kvm;
93b0f4dc 298 u64 tb_offset; /* guest timebase - host timebase */
a0144e2a 299 ulong lpcr;
388cc6e1
PM
300 u32 arch_compat;
301 ulong pcr;
b005255e 302 ulong dpdes; /* doorbell state (POWER8) */
9678cdaa
SS
303 void *mpp_buffer; /* Micro Partition Prefetch buffer */
304 bool mpp_buffer_is_valid;
371fefd6
PM
305};
306
307#define VCORE_ENTRY_COUNT(vc) ((vc)->entry_exit_count & 0xff)
308#define VCORE_EXIT_COUNT(vc) ((vc)->entry_exit_count >> 8)
309
19ccb76a
PM
310/* Values for vcore_state */
311#define VCORE_INACTIVE 0
2f12f034
PM
312#define VCORE_SLEEPING 1
313#define VCORE_STARTING 2
314#define VCORE_RUNNING 3
315#define VCORE_EXITING 4
19ccb76a 316
2e25aa5f
PM
317/*
318 * Struct used to manage memory for a virtual processor area
319 * registered by a PAPR guest. There are three types of area
320 * that a guest can register.
321 */
322struct kvmppc_vpa {
c35635ef 323 unsigned long gpa; /* Current guest phys addr */
2e25aa5f
PM
324 void *pinned_addr; /* Address in kernel linear mapping */
325 void *pinned_end; /* End of region */
326 unsigned long next_gpa; /* Guest phys addr for update */
327 unsigned long len; /* Number of bytes required */
328 u8 update_pending; /* 1 => update pinned_addr from next_gpa */
c35635ef 329 bool dirty; /* true => area has been modified by kernel */
2e25aa5f
PM
330};
331
ca95150b 332struct kvmppc_pte {
af7b4d10 333 ulong eaddr;
ca95150b 334 u64 vpage;
af7b4d10 335 ulong raddr;
3ed9c6d2
AG
336 bool may_read : 1;
337 bool may_write : 1;
338 bool may_execute : 1;
a4a0f252 339 u8 page_size; /* MMU_PAGE_xxx */
ca95150b
AG
340};
341
342struct kvmppc_mmu {
343 /* book3s_64 only */
344 void (*slbmte)(struct kvm_vcpu *vcpu, u64 rb, u64 rs);
345 u64 (*slbmfee)(struct kvm_vcpu *vcpu, u64 slb_nr);
346 u64 (*slbmfev)(struct kvm_vcpu *vcpu, u64 slb_nr);
347 void (*slbie)(struct kvm_vcpu *vcpu, u64 slb_nr);
348 void (*slbia)(struct kvm_vcpu *vcpu);
349 /* book3s */
350 void (*mtsrin)(struct kvm_vcpu *vcpu, u32 srnum, ulong value);
351 u32 (*mfsrin)(struct kvm_vcpu *vcpu, u32 srnum);
93b159b4
PM
352 int (*xlate)(struct kvm_vcpu *vcpu, gva_t eaddr,
353 struct kvmppc_pte *pte, bool data, bool iswrite);
ca95150b
AG
354 void (*reset_msr)(struct kvm_vcpu *vcpu);
355 void (*tlbie)(struct kvm_vcpu *vcpu, ulong addr, bool large);
af7b4d10 356 int (*esid_to_vsid)(struct kvm_vcpu *vcpu, ulong esid, u64 *vsid);
ca95150b
AG
357 u64 (*ea_to_vp)(struct kvm_vcpu *vcpu, gva_t eaddr, bool data);
358 bool (*is_dcbz32)(struct kvm_vcpu *vcpu);
359};
360
c4befc58
PM
361struct kvmppc_slb {
362 u64 esid;
363 u64 vsid;
364 u64 orige;
365 u64 origv;
366 bool valid : 1;
367 bool Ks : 1;
368 bool Kp : 1;
369 bool nx : 1;
370 bool large : 1; /* PTEs are 16MB */
371 bool tb : 1; /* 1TB segment */
372 bool class : 1;
a4a0f252 373 u8 base_page_size; /* MMU_PAGE_xxx */
ca95150b
AG
374};
375
6df8d3fc
BB
376# ifdef CONFIG_PPC_FSL_BOOK3E
377#define KVMPPC_BOOKE_IAC_NUM 2
378#define KVMPPC_BOOKE_DAC_NUM 2
379# else
380#define KVMPPC_BOOKE_IAC_NUM 4
381#define KVMPPC_BOOKE_DAC_NUM 2
382# endif
383#define KVMPPC_BOOKE_MAX_IAC 4
384#define KVMPPC_BOOKE_MAX_DAC 2
385
5df554ad
SW
386/* KVMPPC_EPR_USER takes precedence over KVMPPC_EPR_KERNEL */
387#define KVMPPC_EPR_NONE 0 /* EPR not supported */
388#define KVMPPC_EPR_USER 1 /* exit to userspace to fill EPR */
389#define KVMPPC_EPR_KERNEL 2 /* in-kernel irqchip */
390
eb1e4f43
SW
391#define KVMPPC_IRQ_DEFAULT 0
392#define KVMPPC_IRQ_MPIC 1
bc5ad3f3 393#define KVMPPC_IRQ_XICS 2
eb1e4f43
SW
394
395struct openpic;
396
bbf45ba5 397struct kvm_vcpu_arch {
ca95150b 398 ulong host_stack;
bbf45ba5 399 u32 host_pid;
00c3a37c 400#ifdef CONFIG_PPC_BOOK3S
c4befc58 401 struct kvmppc_slb slb[64];
de56a948 402 int slb_max; /* 1 + index of last valid entry in slb[] */
c4befc58 403 int slb_nr; /* total number of entries in SLB */
ca95150b 404 struct kvmppc_mmu mmu;
3ff95502
PM
405 struct kvmppc_vcpu_book3s *book3s;
406#endif
407#ifdef CONFIG_PPC_BOOK3S_32
408 struct kvmppc_book3s_shadow_vcpu *shadow_vcpu;
ca95150b 409#endif
bbf45ba5 410
5cf8ca22 411 ulong gpr[32];
bbf45ba5 412
efff1912 413 struct thread_fp_state fp;
180a34d2 414
4cd35f67
SW
415#ifdef CONFIG_SPE
416 ulong evr[32];
417 ulong spefscr;
418 ulong host_spefscr;
419 u64 acc;
420#endif
180a34d2 421#ifdef CONFIG_ALTIVEC
efff1912 422 struct thread_vr_state vr;
180a34d2
AG
423#endif
424
d30f6e48
SW
425#ifdef CONFIG_KVM_BOOKE_HV
426 u32 host_mas4;
427 u32 host_mas6;
428 u32 shadow_epcr;
d30f6e48
SW
429 u32 shadow_msrp;
430 u32 eplc;
431 u32 epsc;
432 u32 oldpir;
433#endif
434
62b4db00
AG
435#if defined(CONFIG_BOOKE)
436#if defined(CONFIG_KVM_BOOKE_HV) || defined(CONFIG_64BIT)
437 u32 epcr;
438#endif
439#endif
440
5aa9e2f4
AG
441#ifdef CONFIG_PPC_BOOK3S
442 /* For Gekko paired singles */
443 u32 qpr[32];
444#endif
445
5cf8ca22 446 ulong pc;
5cf8ca22
HB
447 ulong ctr;
448 ulong lr;
e14e7a1e 449#ifdef CONFIG_PPC_BOOK3S
b005255e 450 ulong tar;
e14e7a1e 451#endif
7e57cba0 452
5cf8ca22 453 ulong xer;
7e57cba0 454 u32 cr;
bbf45ba5 455
00c3a37c 456#ifdef CONFIG_PPC_BOOK3S
ca95150b 457 ulong hflags;
180a34d2 458 ulong guest_owned_ext;
de56a948
PM
459 ulong purr;
460 ulong spurr;
b005255e
MN
461 ulong ic;
462 ulong vtb;
de56a948
PM
463 ulong dscr;
464 ulong amr;
465 ulong uamor;
b005255e 466 ulong iamr;
de56a948 467 u32 ctrl;
8563bf52 468 u32 dabrx;
de56a948 469 ulong dabr;
b005255e
MN
470 ulong dawr;
471 ulong dawrx;
472 ulong ciabr;
0acb9111 473 ulong cfar;
4b8473c9 474 ulong ppr;
b005255e
MN
475 ulong pspb;
476 ulong fscr;
616dff86 477 ulong shadow_fscr;
b005255e
MN
478 ulong ebbhr;
479 ulong ebbrr;
480 ulong bescr;
481 ulong csigr;
482 ulong tacr;
483 ulong tcscr;
484 ulong acop;
485 ulong wort;
a2d56020 486 ulong shadow_srr1;
ca95150b 487#endif
eab17672 488 u32 vrsave; /* also USPRG0 */
bbf45ba5 489 u32 mmucr;
5fd8505e 490 /* shadow_msr is unused for BookE HV */
ecee273f 491 ulong shadow_msr;
5cf8ca22
HB
492 ulong csrr0;
493 ulong csrr1;
494 ulong dsrr0;
495 ulong dsrr1;
5ce941ee
SW
496 ulong mcsrr0;
497 ulong mcsrr1;
498 ulong mcsr;
bbf45ba5 499 u32 dec;
21bd000a 500#ifdef CONFIG_BOOKE
bbf45ba5 501 u32 decar;
21bd000a 502#endif
3cd60e31
AK
503 /* Time base value when we entered the guest */
504 u64 entry_tb;
8f42ab27 505 u64 entry_vtb;
06da28e7 506 u64 entry_ic;
bbf45ba5 507 u32 tcr;
dfd4d47e 508 ulong tsr; /* we need to perform set/clr_bits() which requires ulong */
bb3a8a17 509 u32 ivor[64];
5cf8ca22 510 ulong ivpr;
ca95150b 511 u32 pvr;
49dd2c49
HB
512
513 u32 shadow_pid;
dd9ebf1f 514 u32 shadow_pid1;
bbf45ba5 515 u32 pid;
49dd2c49
HB
516 u32 swap_pid;
517
bbf45ba5
HB
518 u32 ccr0;
519 u32 ccr1;
f7b200af 520 u32 dbsr;
bbf45ba5 521
b005255e 522 u64 mmcr[5];
9e368f29 523 u32 pmc[8];
b005255e 524 u32 spmc[2];
14941789
PM
525 u64 siar;
526 u64 sdar;
b005255e 527 u64 sier;
7b490411
MN
528#ifdef CONFIG_PPC_TRANSACTIONAL_MEM
529 u64 tfhar;
530 u64 texasr;
531 u64 tfiar;
532
533 u32 cr_tm;
534 u64 lr_tm;
535 u64 ctr_tm;
536 u64 amr_tm;
537 u64 ppr_tm;
538 u64 dscr_tm;
539 u64 tar_tm;
540
541 ulong gpr_tm[32];
542
543 struct thread_fp_state fp_tm;
544
545 struct thread_vr_state vr_tm;
546 u32 vrsave_tm; /* also USPRG0 */
547
548#endif
de56a948 549
73e75b41 550#ifdef CONFIG_KVM_EXIT_TIMING
09000adb 551 struct mutex exit_timing_lock;
7b701591
HB
552 struct kvmppc_exit_timing timing_exit;
553 struct kvmppc_exit_timing timing_last_enter;
73e75b41
HB
554 u32 last_exit_type;
555 u32 timing_count_type[__NUMBER_OF_KVM_EXIT_TYPES];
556 u64 timing_sum_duration[__NUMBER_OF_KVM_EXIT_TYPES];
557 u64 timing_sum_quad_duration[__NUMBER_OF_KVM_EXIT_TYPES];
558 u64 timing_min_duration[__NUMBER_OF_KVM_EXIT_TYPES];
559 u64 timing_max_duration[__NUMBER_OF_KVM_EXIT_TYPES];
560 u64 timing_last_exit;
561 struct dentry *debugfs_exit_timing;
562#endif
563
de56a948
PM
564#ifdef CONFIG_PPC_BOOK3S
565 ulong fault_dar;
566 u32 fault_dsisr;
e5ee5422 567 unsigned long intr_msr;
de56a948
PM
568#endif
569
0604675f 570#ifdef CONFIG_BOOKE
5cf8ca22
HB
571 ulong fault_dear;
572 ulong fault_esr;
daf5e271
LY
573 ulong queued_dear;
574 ulong queued_esr;
f61c94bb
BB
575 spinlock_t wdt_lock;
576 struct timer_list wdt_timer;
8fdd21a2 577 u32 tlbcfg[4];
307d9008 578 u32 tlbps[4];
8fdd21a2 579 u32 mmucfg;
9a6061d7 580 u32 eptcfg;
d30f6e48 581 u32 epr;
99e99d19 582 u64 sprg9;
debf27d6 583 u32 pwrmgtcr0;
15b708be 584 u32 crit_save;
ce11e48b 585 /* guest debug registers*/
547465ef 586 struct debug_reg dbg_reg;
ce11e48b
BB
587 /* hardware visible debug registers when in guest state */
588 struct debug_reg shadow_dbg_reg;
0604675f 589#endif
bbf45ba5 590 gpa_t paddr_accessed;
6020c0f6 591 gva_t vaddr_accessed;
08c9a188 592 pgd_t *pgdir;
bbf45ba5
HB
593
594 u8 io_gpr; /* GPR used as IO source/target */
595 u8 mmio_is_bigendian;
3587d534 596 u8 mmio_sign_extend;
ad0a048b
AG
597 u8 osi_needed;
598 u8 osi_enabled;
9432ba60 599 u8 papr_enabled;
f61c94bb 600 u8 watchdog_enabled;
af8f38b3
AG
601 u8 sane;
602 u8 cpu_type;
de56a948 603 u8 hcall_needed;
5df554ad 604 u8 epr_flags; /* KVMPPC_EPR_xxx */
1c810636 605 u8 epr_needed;
bbf45ba5
HB
606
607 u32 cpr0_cfgaddr; /* holds the last set cpr0_cfgaddr */
608
544c6761
AG
609 struct hrtimer dec_timer;
610 struct tasklet_struct tasklet;
ca95150b 611 u64 dec_jiffies;
de56a948 612 u64 dec_expires;
bbf45ba5 613 unsigned long pending_exceptions;
a8606e20
PM
614 u8 ceded;
615 u8 prodded;
de56a948 616 u32 last_inst;
a8606e20 617
19ccb76a 618 wait_queue_head_t *wqp;
371fefd6
PM
619 struct kvmppc_vcore *vcore;
620 int ret;
de56a948 621 int trap;
371fefd6
PM
622 int state;
623 int ptid;
19ccb76a 624 bool timer_running;
371fefd6
PM
625 wait_queue_head_t cpu_run;
626
96bc451a 627 struct kvm_vcpu_arch_shared *shared;
5deb8e7a
AG
628#if defined(CONFIG_PPC_BOOK3S_64) && defined(CONFIG_KVM_BOOK3S_PR_POSSIBLE)
629 bool shared_big_endian;
630#endif
beb03f14
AG
631 unsigned long magic_page_pa; /* phys addr to map the magic page to */
632 unsigned long magic_page_ea; /* effect. addr to map the magic page to */
f3383cf8 633 bool disable_kernel_nx;
de56a948 634
eb1e4f43
SW
635 int irq_type; /* one of KVM_IRQ_* */
636 int irq_cpu_id;
637 struct openpic *mpic; /* KVM_IRQ_MPIC */
bc5ad3f3
BH
638#ifdef CONFIG_KVM_XICS
639 struct kvmppc_icp *icp; /* XICS presentation controller */
640#endif
eb1e4f43 641
9975f5e3 642#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
de56a948 643 struct kvm_vcpu_arch_shared shregs;
371fefd6 644
697d3899
PM
645 unsigned long pgfault_addr;
646 long pgfault_index;
647 unsigned long pgfault_hpte[2];
648
371fefd6
PM
649 struct list_head run_list;
650 struct task_struct *run_task;
651 struct kvm_run *kvm_run;
2e25aa5f
PM
652
653 spinlock_t vpa_update_lock;
654 struct kvmppc_vpa vpa;
655 struct kvmppc_vpa dtl;
656 struct dtl_entry *dtl_ptr;
657 unsigned long dtl_index;
0456ec4f 658 u64 stolen_logged;
2e25aa5f 659 struct kvmppc_vpa slb_shadow;
c7b67670
PM
660
661 spinlock_t tbacct_lock;
662 u64 busy_stolen;
663 u64 busy_preempt;
de56a948 664#endif
bbf45ba5
HB
665};
666
efff1912
PM
667#define VCPU_FPR(vcpu, i) (vcpu)->arch.fp.fpr[i][TS_FPROFFSET]
668
19ccb76a 669/* Values for vcpu->arch.state */
8455d79e
PM
670#define KVMPPC_VCPU_NOTREADY 0
671#define KVMPPC_VCPU_RUNNABLE 1
c7b67670 672#define KVMPPC_VCPU_BUSY_IN_HOST 2
371fefd6 673
b3c5d3c2
AG
674/* Values for vcpu->arch.io_gpr */
675#define KVM_MMIO_REG_MASK 0x001f
676#define KVM_MMIO_REG_EXT_MASK 0xffe0
677#define KVM_MMIO_REG_GPR 0x0000
678#define KVM_MMIO_REG_FPR 0x0020
679#define KVM_MMIO_REG_QPR 0x0040
680#define KVM_MMIO_REG_FQPR 0x0060
681
2246f8b5 682#define __KVM_HAVE_ARCH_WQP
5df554ad 683#define __KVM_HAVE_CREATE_DEVICE
b6d33834 684
13a34e06 685static inline void kvm_arch_hardware_disable(void) {}
0865e636
RK
686static inline void kvm_arch_hardware_unsetup(void) {}
687static inline void kvm_arch_sync_events(struct kvm *kvm) {}
688static inline void kvm_arch_memslots_updated(struct kvm *kvm) {}
689static inline void kvm_arch_flush_shadow_all(struct kvm *kvm) {}
690static inline void kvm_arch_sched_in(struct kvm_vcpu *vcpu, int cpu) {}
691static inline void kvm_arch_exit(void) {}
692
bbf45ba5 693#endif /* __POWERPC_KVM_HOST_H__ */