]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - arch/powerpc/include/asm/kvm_host.h
Merge tag 'mmc-v4.13-rc7' of git://git.kernel.org/pub/scm/linux/kernel/git/ulfh/mmc
[mirror_ubuntu-artful-kernel.git] / arch / powerpc / include / asm / kvm_host.h
CommitLineData
bbf45ba5
HB
1/*
2 * This program is free software; you can redistribute it and/or modify
3 * it under the terms of the GNU General Public License, version 2, as
4 * published by the Free Software Foundation.
5 *
6 * This program is distributed in the hope that it will be useful,
7 * but WITHOUT ANY WARRANTY; without even the implied warranty of
8 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
9 * GNU General Public License for more details.
10 *
11 * You should have received a copy of the GNU General Public License
12 * along with this program; if not, write to the Free Software
13 * Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
14 *
15 * Copyright IBM Corp. 2007
16 *
17 * Authors: Hollis Blanchard <hollisb@us.ibm.com>
18 */
19
20#ifndef __POWERPC_KVM_HOST_H__
21#define __POWERPC_KVM_HOST_H__
22
23#include <linux/mutex.h>
544c6761
AG
24#include <linux/hrtimer.h>
25#include <linux/interrupt.h>
bbf45ba5
HB
26#include <linux/types.h>
27#include <linux/kvm_types.h>
371fefd6
PM
28#include <linux/threads.h>
29#include <linux/spinlock.h>
96bc451a 30#include <linux/kvm_para.h>
aa04b4cc
PM
31#include <linux/list.h>
32#include <linux/atomic.h>
bbf45ba5 33#include <asm/kvm_asm.h>
371fefd6 34#include <asm/processor.h>
342d3db7 35#include <asm/page.h>
249ba1ee 36#include <asm/cacheflush.h>
699a0ea0 37#include <asm/hvcall.h>
e20bbd3d 38#include <asm/mce.h>
bbf45ba5 39
371fefd6
PM
40#define KVM_MAX_VCPUS NR_CPUS
41#define KVM_MAX_VCORES NR_CPUS
696066f8 42#define KVM_USER_MEM_SLOTS 512
bbf45ba5 43
0b1b1dfd
GK
44#include <asm/cputhreads.h>
45#define KVM_MAX_VCPU_ID (threads_per_subcore * KVM_MAX_VCORES)
46
34a75b0f
PM
47#define __KVM_HAVE_ARCH_INTC_INITIALIZED
48
f4944613 49#define KVM_HALT_POLL_NS_DEFAULT 10000 /* 10 us */
588968b6 50
de9ba2f3
AG
51/* These values are internal and can be increased later */
52#define KVM_NR_IRQCHIPS 1
53#define KVM_IRQCHIP_NUM_PINS 256
54
2860c4b1 55/* PPC-specific vcpu->requests bit members */
2387149e
AJ
56#define KVM_REQ_WATCHDOG KVM_ARCH_REQ(0)
57#define KVM_REQ_EPR_EXIT KVM_ARCH_REQ(1)
2860c4b1 58
342d3db7
PM
59#include <linux/mmu_notifier.h>
60
61#define KVM_ARCH_WANT_MMU_NOTIFIER
62
342d3db7 63extern int kvm_unmap_hva(struct kvm *kvm, unsigned long hva);
b3ae2096
TY
64extern int kvm_unmap_hva_range(struct kvm *kvm,
65 unsigned long start, unsigned long end);
57128468 66extern int kvm_age_hva(struct kvm *kvm, unsigned long start, unsigned long end);
342d3db7
PM
67extern int kvm_test_age_hva(struct kvm *kvm, unsigned long hva);
68extern void kvm_set_spte_hva(struct kvm *kvm, unsigned long hva, pte_t pte);
69
fef093be
AG
70#define HPTEG_CACHE_NUM (1 << 15)
71#define HPTEG_HASH_BITS_PTE 13
2d27fc5e 72#define HPTEG_HASH_BITS_PTE_LONG 12
fef093be
AG
73#define HPTEG_HASH_BITS_VPTE 13
74#define HPTEG_HASH_BITS_VPTE_LONG 5
a4a0f252 75#define HPTEG_HASH_BITS_VPTE_64K 11
fef093be 76#define HPTEG_HASH_NUM_PTE (1 << HPTEG_HASH_BITS_PTE)
2d27fc5e 77#define HPTEG_HASH_NUM_PTE_LONG (1 << HPTEG_HASH_BITS_PTE_LONG)
fef093be
AG
78#define HPTEG_HASH_NUM_VPTE (1 << HPTEG_HASH_BITS_VPTE)
79#define HPTEG_HASH_NUM_VPTE_LONG (1 << HPTEG_HASH_BITS_VPTE_LONG)
a4a0f252 80#define HPTEG_HASH_NUM_VPTE_64K (1 << HPTEG_HASH_BITS_VPTE_64K)
ca95150b 81
28e83b4f
AG
82/* Physical Address Mask - allowed range of real mode RAM access */
83#define KVM_PAM 0x0fffffffffffffffULL
84
a8606e20
PM
85struct lppaca;
86struct slb_shadow;
2e25aa5f 87struct dtl_entry;
a8606e20 88
3ff95502
PM
89struct kvmppc_vcpu_book3s;
90struct kvmppc_book3s_shadow_vcpu;
91
bbf45ba5 92struct kvm_vm_stat {
8a7e75d4 93 ulong remote_tlb_flush;
bbf45ba5
HB
94};
95
96struct kvm_vcpu_stat {
8a7e75d4
SJS
97 u64 sum_exits;
98 u64 mmio_exits;
99 u64 signal_exits;
100 u64 light_exits;
bbf45ba5 101 /* Account for special types of light exits: */
8a7e75d4
SJS
102 u64 itlb_real_miss_exits;
103 u64 itlb_virt_miss_exits;
104 u64 dtlb_real_miss_exits;
105 u64 dtlb_virt_miss_exits;
106 u64 syscall_exits;
107 u64 isi_exits;
108 u64 dsi_exits;
109 u64 emulated_inst_exits;
110 u64 dec_exits;
111 u64 ext_intr_exits;
2a27f514
SJS
112 u64 halt_poll_success_ns;
113 u64 halt_poll_fail_ns;
114 u64 halt_wait_ns;
8a7e75d4
SJS
115 u64 halt_successful_poll;
116 u64 halt_attempted_poll;
2a27f514 117 u64 halt_successful_wait;
8a7e75d4
SJS
118 u64 halt_poll_invalid;
119 u64 halt_wakeup;
120 u64 dbell_exits;
121 u64 gdbell_exits;
122 u64 ld;
123 u64 st;
00c3a37c 124#ifdef CONFIG_PPC_BOOK3S
8a7e75d4
SJS
125 u64 pf_storage;
126 u64 pf_instruc;
127 u64 sp_storage;
128 u64 sp_instruc;
129 u64 queue_intr;
130 u64 ld_slow;
131 u64 st_slow;
ca95150b 132#endif
65e7026a
SW
133 u64 pthru_all;
134 u64 pthru_host;
135 u64 pthru_bad_aff;
bbf45ba5
HB
136};
137
73e75b41
HB
138enum kvm_exit_types {
139 MMIO_EXITS,
73e75b41
HB
140 SIGNAL_EXITS,
141 ITLB_REAL_MISS_EXITS,
142 ITLB_VIRT_MISS_EXITS,
143 DTLB_REAL_MISS_EXITS,
144 DTLB_VIRT_MISS_EXITS,
145 SYSCALL_EXITS,
146 ISI_EXITS,
147 DSI_EXITS,
148 EMULATED_INST_EXITS,
149 EMULATED_MTMSRWE_EXITS,
150 EMULATED_WRTEE_EXITS,
151 EMULATED_MTSPR_EXITS,
152 EMULATED_MFSPR_EXITS,
153 EMULATED_MTMSR_EXITS,
154 EMULATED_MFMSR_EXITS,
155 EMULATED_TLBSX_EXITS,
156 EMULATED_TLBWE_EXITS,
157 EMULATED_RFI_EXITS,
d30f6e48 158 EMULATED_RFCI_EXITS,
c8ca97ca 159 EMULATED_RFDI_EXITS,
73e75b41
HB
160 DEC_EXITS,
161 EXT_INTR_EXITS,
162 HALT_WAKEUP,
163 USR_PR_INST,
164 FP_UNAVAIL,
165 DEBUG_EXITS,
166 TIMEINGUEST,
d30f6e48
SW
167 DBELL_EXITS,
168 GDBELL_EXITS,
73e75b41
HB
169 __NUMBER_OF_KVM_EXIT_TYPES
170};
171
73e75b41 172/* allow access to big endian 32bit upper/lower parts and 64bit var */
7b701591 173struct kvmppc_exit_timing {
73e75b41
HB
174 union {
175 u64 tv64;
176 struct {
177 u32 tbu, tbl;
178 } tv32;
179 };
180};
73e75b41 181
de56a948
PM
182struct kvmppc_pginfo {
183 unsigned long pfn;
184 atomic_t refcnt;
185};
186
121f80ba
AK
187struct kvmppc_spapr_tce_iommu_table {
188 struct rcu_head rcu;
189 struct list_head next;
190 struct iommu_table *tbl;
191 struct kref kref;
192};
193
54738c09
DG
194struct kvmppc_spapr_tce_table {
195 struct list_head list;
196 struct kvm *kvm;
197 u64 liobn;
366baf28 198 struct rcu_head rcu;
fe26e527 199 u32 page_shift;
14f853f1 200 u64 offset; /* in pages */
fe26e527 201 u64 size; /* window size in pages */
121f80ba 202 struct list_head iommu_tables;
54738c09
DG
203 struct page *pages[0];
204};
205
bc5ad3f3
BH
206/* XICS components, defined in book3s_xics.c */
207struct kvmppc_xics;
208struct kvmppc_icp;
5af50993
BH
209extern struct kvm_device_ops kvm_xics_ops;
210
211/* XIVE components, defined in book3s_xive.c */
212struct kvmppc_xive;
213struct kvmppc_xive_vcpu;
214extern struct kvm_device_ops kvm_xive_ops;
bc5ad3f3 215
8daaafc8
SW
216struct kvmppc_passthru_irqmap;
217
8936dda4
PM
218/*
219 * The reverse mapping array has one entry for each HPTE,
220 * which stores the guest's view of the second word of the HPTE
06ce2c63
PM
221 * (including the guest physical address of the mapping),
222 * plus forward and backward pointers in a doubly-linked ring
223 * of HPTEs that map the same host page. The pointers in this
224 * ring are 32-bit HPTE indexes, to save space.
8936dda4
PM
225 */
226struct revmap_entry {
227 unsigned long guest_rpte;
06ce2c63 228 unsigned int forw, back;
8936dda4
PM
229};
230
06ce2c63 231/*
a66b48c3 232 * We use the top bit of each memslot->arch.rmap entry as a lock bit,
06ce2c63
PM
233 * and bit 32 as a present flag. The bottom 32 bits are the
234 * index in the guest HPT of a HPTE that points to the page.
235 */
236#define KVMPPC_RMAP_LOCK_BIT 63
bad3b507 237#define KVMPPC_RMAP_RC_SHIFT 32
08fe1e7b 238#define KVMPPC_RMAP_CHG_SHIFT 48
bad3b507
PM
239#define KVMPPC_RMAP_REFERENCED (HPTE_R_R << KVMPPC_RMAP_RC_SHIFT)
240#define KVMPPC_RMAP_CHANGED (HPTE_R_C << KVMPPC_RMAP_RC_SHIFT)
08fe1e7b 241#define KVMPPC_RMAP_CHG_ORDER (0x3ful << KVMPPC_RMAP_CHG_SHIFT)
06ce2c63
PM
242#define KVMPPC_RMAP_PRESENT 0x100000000ul
243#define KVMPPC_RMAP_INDEX 0xfffffffful
244
db3fe4eb 245struct kvm_arch_memory_slot {
9975f5e3 246#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
d89cc617 247 unsigned long *rmap;
9975f5e3 248#endif /* CONFIG_KVM_BOOK3S_HV_POSSIBLE */
db3fe4eb
TY
249};
250
3f9d4f5a
DG
251struct kvm_hpt_info {
252 /* Host virtual (linear mapping) address of guest HPT */
253 unsigned long virt;
254 /* Array of reverse mapping entries for each guest HPTE */
255 struct revmap_entry *rev;
3f9d4f5a
DG
256 /* Guest HPT size is 2**(order) bytes */
257 u32 order;
258 /* 1 if HPT allocated with CMA, 0 otherwise */
259 int cma;
260};
261
5e985969
DG
262struct kvm_resize_hpt;
263
bbf45ba5 264struct kvm_arch {
d30f6e48 265 unsigned int lpid;
3c313524 266 unsigned int smt_mode; /* # vcpus per virtual core */
57900694 267 unsigned int emul_smt_mode; /* emualted SMT mode, on P9 */
9975f5e3 268#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
7c5b06ca 269 unsigned int tlb_sets;
3f9d4f5a 270 struct kvm_hpt_info hpt;
a56ee9f8 271 atomic64_t mmio_update;
de56a948
PM
272 unsigned int host_lpid;
273 unsigned long host_lpcr;
274 unsigned long sdr1;
275 unsigned long host_sdr1;
276 int tlbie_lock;
aa04b4cc 277 unsigned long lpcr;
697d3899 278 unsigned long vrma_slb_v;
31037eca 279 int hpte_setup_done;
32fad281 280 atomic_t vcpus_running;
1b400ba0 281 u32 online_vcores;
44e5f6be 282 atomic_t hpte_mod_interest;
1b400ba0 283 cpumask_t need_tlb_flush;
a29ebeaf 284 cpumask_t cpu_in_guest;
9e04ba69 285 u8 radix;
134764ed 286 u8 fwnmi_enabled;
9e04ba69 287 pgd_t *pgtable;
468808bd 288 u64 process_table;
e23a808b
PM
289 struct dentry *debugfs_dir;
290 struct dentry *htab_dentry;
5e985969 291 struct kvm_resize_hpt *resize_hpt; /* protected by kvm->lock */
9975f5e3 292#endif /* CONFIG_KVM_BOOK3S_HV_POSSIBLE */
7aa79938 293#ifdef CONFIG_KVM_BOOK3S_PR_POSSIBLE
9308ab8e
PM
294 struct mutex hpt_mutex;
295#endif
f31e65e1
BH
296#ifdef CONFIG_PPC_BOOK3S_64
297 struct list_head spapr_tce_tables;
8e591cb7 298 struct list_head rtas_tokens;
699a0ea0 299 DECLARE_BITMAP(enabled_hcalls, MAX_HCALL_OPCODE/4 + 1);
f31e65e1 300#endif
de9ba2f3
AG
301#ifdef CONFIG_KVM_MPIC
302 struct openpic *mpic;
303#endif
bc5ad3f3
BH
304#ifdef CONFIG_KVM_XICS
305 struct kvmppc_xics *xics;
5af50993 306 struct kvmppc_xive *xive;
8daaafc8 307 struct kvmppc_passthru_irqmap *pimap;
bc5ad3f3 308#endif
cbbc58d4 309 struct kvmppc_ops *kvm_ops;
1287cb3f
AG
310#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
311 /* This array can grow quite large, keep it at the end */
312 struct kvmppc_vcore *vcores[KVM_MAX_VCORES];
313#endif
bbf45ba5
HB
314};
315
7d6c40da
PM
316#define VCORE_ENTRY_MAP(vc) ((vc)->entry_exit_map & 0xff)
317#define VCORE_EXIT_MAP(vc) ((vc)->entry_exit_map >> 8)
318#define VCORE_IS_EXITING(vc) (VCORE_EXIT_MAP(vc) != 0)
371fefd6 319
b4deba5c
PM
320/* This bit is used when a vcore exit is triggered from outside the vcore */
321#define VCORE_EXIT_REQ 0x10000
322
ec257165
PM
323/*
324 * Values for vcore_state.
325 * Note that these are arranged such that lower values
326 * (< VCORE_SLEEPING) don't require stolen time accounting
327 * on load/unload, and higher values do.
328 */
19ccb76a 329#define VCORE_INACTIVE 0
ec257165
PM
330#define VCORE_PREEMPT 1
331#define VCORE_PIGGYBACK 2
332#define VCORE_SLEEPING 3
333#define VCORE_RUNNING 4
334#define VCORE_EXITING 5
0cda69dd 335#define VCORE_POLLING 6
19ccb76a 336
2e25aa5f
PM
337/*
338 * Struct used to manage memory for a virtual processor area
339 * registered by a PAPR guest. There are three types of area
340 * that a guest can register.
341 */
342struct kvmppc_vpa {
c35635ef 343 unsigned long gpa; /* Current guest phys addr */
2e25aa5f
PM
344 void *pinned_addr; /* Address in kernel linear mapping */
345 void *pinned_end; /* End of region */
346 unsigned long next_gpa; /* Guest phys addr for update */
347 unsigned long len; /* Number of bytes required */
348 u8 update_pending; /* 1 => update pinned_addr from next_gpa */
c35635ef 349 bool dirty; /* true => area has been modified by kernel */
2e25aa5f
PM
350};
351
ca95150b 352struct kvmppc_pte {
af7b4d10 353 ulong eaddr;
ca95150b 354 u64 vpage;
af7b4d10 355 ulong raddr;
3ed9c6d2
AG
356 bool may_read : 1;
357 bool may_write : 1;
358 bool may_execute : 1;
96df2267 359 unsigned long wimg;
a4a0f252 360 u8 page_size; /* MMU_PAGE_xxx */
ca95150b
AG
361};
362
363struct kvmppc_mmu {
364 /* book3s_64 only */
365 void (*slbmte)(struct kvm_vcpu *vcpu, u64 rb, u64 rs);
366 u64 (*slbmfee)(struct kvm_vcpu *vcpu, u64 slb_nr);
367 u64 (*slbmfev)(struct kvm_vcpu *vcpu, u64 slb_nr);
368 void (*slbie)(struct kvm_vcpu *vcpu, u64 slb_nr);
369 void (*slbia)(struct kvm_vcpu *vcpu);
370 /* book3s */
371 void (*mtsrin)(struct kvm_vcpu *vcpu, u32 srnum, ulong value);
372 u32 (*mfsrin)(struct kvm_vcpu *vcpu, u32 srnum);
93b159b4
PM
373 int (*xlate)(struct kvm_vcpu *vcpu, gva_t eaddr,
374 struct kvmppc_pte *pte, bool data, bool iswrite);
ca95150b
AG
375 void (*reset_msr)(struct kvm_vcpu *vcpu);
376 void (*tlbie)(struct kvm_vcpu *vcpu, ulong addr, bool large);
af7b4d10 377 int (*esid_to_vsid)(struct kvm_vcpu *vcpu, ulong esid, u64 *vsid);
ca95150b
AG
378 u64 (*ea_to_vp)(struct kvm_vcpu *vcpu, gva_t eaddr, bool data);
379 bool (*is_dcbz32)(struct kvm_vcpu *vcpu);
380};
381
c4befc58
PM
382struct kvmppc_slb {
383 u64 esid;
384 u64 vsid;
385 u64 orige;
386 u64 origv;
387 bool valid : 1;
388 bool Ks : 1;
389 bool Kp : 1;
390 bool nx : 1;
391 bool large : 1; /* PTEs are 16MB */
392 bool tb : 1; /* 1TB segment */
393 bool class : 1;
a4a0f252 394 u8 base_page_size; /* MMU_PAGE_xxx */
ca95150b
AG
395};
396
b6c295df
PM
397/* Struct used to accumulate timing information in HV real mode code */
398struct kvmhv_tb_accumulator {
399 u64 seqcount; /* used to synchronize access, also count * 2 */
400 u64 tb_total; /* total time in timebase ticks */
401 u64 tb_min; /* min time */
402 u64 tb_max; /* max time */
403};
404
8daaafc8
SW
405#ifdef CONFIG_PPC_BOOK3S_64
406struct kvmppc_irq_map {
407 u32 r_hwirq;
408 u32 v_hwirq;
409 struct irq_desc *desc;
410};
411
412#define KVMPPC_PIRQ_MAPPED 1024
413struct kvmppc_passthru_irqmap {
414 int n_mapped;
415 struct kvmppc_irq_map mapped[KVMPPC_PIRQ_MAPPED];
416};
417#endif
418
6df8d3fc
BB
419# ifdef CONFIG_PPC_FSL_BOOK3E
420#define KVMPPC_BOOKE_IAC_NUM 2
421#define KVMPPC_BOOKE_DAC_NUM 2
422# else
423#define KVMPPC_BOOKE_IAC_NUM 4
424#define KVMPPC_BOOKE_DAC_NUM 2
425# endif
426#define KVMPPC_BOOKE_MAX_IAC 4
427#define KVMPPC_BOOKE_MAX_DAC 2
428
5df554ad
SW
429/* KVMPPC_EPR_USER takes precedence over KVMPPC_EPR_KERNEL */
430#define KVMPPC_EPR_NONE 0 /* EPR not supported */
431#define KVMPPC_EPR_USER 1 /* exit to userspace to fill EPR */
432#define KVMPPC_EPR_KERNEL 2 /* in-kernel irqchip */
433
eb1e4f43
SW
434#define KVMPPC_IRQ_DEFAULT 0
435#define KVMPPC_IRQ_MPIC 1
5af50993 436#define KVMPPC_IRQ_XICS 2 /* Includes a XIVE option */
eb1e4f43 437
a56ee9f8
YX
438#define MMIO_HPTE_CACHE_SIZE 4
439
440struct mmio_hpte_cache_entry {
441 unsigned long hpte_v;
442 unsigned long hpte_r;
443 unsigned long rpte;
444 unsigned long pte_index;
445 unsigned long eaddr;
446 unsigned long slb_v;
447 long mmio_update;
448 unsigned int slb_base_pshift;
449};
450
451struct mmio_hpte_cache {
452 struct mmio_hpte_cache_entry entry[MMIO_HPTE_CACHE_SIZE];
453 unsigned int index;
454};
455
6f63e81b
BL
456#define KVMPPC_VSX_COPY_NONE 0
457#define KVMPPC_VSX_COPY_WORD 1
458#define KVMPPC_VSX_COPY_DWORD 2
459#define KVMPPC_VSX_COPY_DWORD_LOAD_DUMP 3
460
eb1e4f43
SW
461struct openpic;
462
5af50993
BH
463/* W0 and W1 of a XIVE thread management context */
464union xive_tma_w01 {
465 struct {
466 u8 nsr;
467 u8 cppr;
468 u8 ipb;
469 u8 lsmfb;
470 u8 ack;
471 u8 inc;
472 u8 age;
473 u8 pipr;
474 };
475 __be64 w01;
476};
477
bbf45ba5 478struct kvm_vcpu_arch {
ca95150b 479 ulong host_stack;
bbf45ba5 480 u32 host_pid;
00c3a37c 481#ifdef CONFIG_PPC_BOOK3S
c4befc58 482 struct kvmppc_slb slb[64];
de56a948 483 int slb_max; /* 1 + index of last valid entry in slb[] */
c4befc58 484 int slb_nr; /* total number of entries in SLB */
ca95150b 485 struct kvmppc_mmu mmu;
3ff95502
PM
486 struct kvmppc_vcpu_book3s *book3s;
487#endif
488#ifdef CONFIG_PPC_BOOK3S_32
489 struct kvmppc_book3s_shadow_vcpu *shadow_vcpu;
ca95150b 490#endif
bbf45ba5 491
5cf8ca22 492 ulong gpr[32];
bbf45ba5 493
efff1912 494 struct thread_fp_state fp;
180a34d2 495
4cd35f67
SW
496#ifdef CONFIG_SPE
497 ulong evr[32];
498 ulong spefscr;
499 ulong host_spefscr;
500 u64 acc;
501#endif
180a34d2 502#ifdef CONFIG_ALTIVEC
efff1912 503 struct thread_vr_state vr;
180a34d2
AG
504#endif
505
d30f6e48
SW
506#ifdef CONFIG_KVM_BOOKE_HV
507 u32 host_mas4;
508 u32 host_mas6;
509 u32 shadow_epcr;
d30f6e48
SW
510 u32 shadow_msrp;
511 u32 eplc;
512 u32 epsc;
513 u32 oldpir;
514#endif
515
62b4db00
AG
516#if defined(CONFIG_BOOKE)
517#if defined(CONFIG_KVM_BOOKE_HV) || defined(CONFIG_64BIT)
518 u32 epcr;
519#endif
520#endif
521
5aa9e2f4
AG
522#ifdef CONFIG_PPC_BOOK3S
523 /* For Gekko paired singles */
524 u32 qpr[32];
525#endif
526
5cf8ca22 527 ulong pc;
5cf8ca22
HB
528 ulong ctr;
529 ulong lr;
e14e7a1e 530#ifdef CONFIG_PPC_BOOK3S
b005255e 531 ulong tar;
e14e7a1e 532#endif
7e57cba0 533
5cf8ca22 534 ulong xer;
7e57cba0 535 u32 cr;
bbf45ba5 536
00c3a37c 537#ifdef CONFIG_PPC_BOOK3S
ca95150b 538 ulong hflags;
180a34d2 539 ulong guest_owned_ext;
de56a948
PM
540 ulong purr;
541 ulong spurr;
b005255e 542 ulong ic;
de56a948
PM
543 ulong dscr;
544 ulong amr;
545 ulong uamor;
b005255e 546 ulong iamr;
de56a948 547 u32 ctrl;
8563bf52 548 u32 dabrx;
de56a948 549 ulong dabr;
b005255e
MN
550 ulong dawr;
551 ulong dawrx;
552 ulong ciabr;
0acb9111 553 ulong cfar;
4b8473c9 554 ulong ppr;
f35f3a48 555 u32 pspb;
b005255e 556 ulong fscr;
616dff86 557 ulong shadow_fscr;
b005255e
MN
558 ulong ebbhr;
559 ulong ebbrr;
560 ulong bescr;
561 ulong csigr;
562 ulong tacr;
563 ulong tcscr;
564 ulong acop;
565 ulong wort;
e9cf1e08
PM
566 ulong tid;
567 ulong psscr;
769377f7 568 ulong hfscr;
a2d56020 569 ulong shadow_srr1;
ca95150b 570#endif
eab17672 571 u32 vrsave; /* also USPRG0 */
bbf45ba5 572 u32 mmucr;
5fd8505e 573 /* shadow_msr is unused for BookE HV */
ecee273f 574 ulong shadow_msr;
5cf8ca22
HB
575 ulong csrr0;
576 ulong csrr1;
577 ulong dsrr0;
578 ulong dsrr1;
5ce941ee
SW
579 ulong mcsrr0;
580 ulong mcsrr1;
581 ulong mcsr;
1bc3fe81 582 ulong dec;
21bd000a 583#ifdef CONFIG_BOOKE
bbf45ba5 584 u32 decar;
21bd000a 585#endif
3cd60e31
AK
586 /* Time base value when we entered the guest */
587 u64 entry_tb;
8f42ab27 588 u64 entry_vtb;
06da28e7 589 u64 entry_ic;
bbf45ba5 590 u32 tcr;
dfd4d47e 591 ulong tsr; /* we need to perform set/clr_bits() which requires ulong */
bb3a8a17 592 u32 ivor[64];
5cf8ca22 593 ulong ivpr;
ca95150b 594 u32 pvr;
49dd2c49
HB
595
596 u32 shadow_pid;
dd9ebf1f 597 u32 shadow_pid1;
bbf45ba5 598 u32 pid;
49dd2c49
HB
599 u32 swap_pid;
600
bbf45ba5
HB
601 u32 ccr0;
602 u32 ccr1;
f7b200af 603 u32 dbsr;
bbf45ba5 604
b005255e 605 u64 mmcr[5];
9e368f29 606 u32 pmc[8];
b005255e 607 u32 spmc[2];
14941789
PM
608 u64 siar;
609 u64 sdar;
b005255e 610 u64 sier;
7b490411
MN
611#ifdef CONFIG_PPC_TRANSACTIONAL_MEM
612 u64 tfhar;
613 u64 texasr;
614 u64 tfiar;
615
616 u32 cr_tm;
0d808df0 617 u64 xer_tm;
7b490411
MN
618 u64 lr_tm;
619 u64 ctr_tm;
620 u64 amr_tm;
621 u64 ppr_tm;
622 u64 dscr_tm;
623 u64 tar_tm;
624
625 ulong gpr_tm[32];
626
627 struct thread_fp_state fp_tm;
628
629 struct thread_vr_state vr_tm;
630 u32 vrsave_tm; /* also USPRG0 */
631
632#endif
de56a948 633
73e75b41 634#ifdef CONFIG_KVM_EXIT_TIMING
09000adb 635 struct mutex exit_timing_lock;
7b701591
HB
636 struct kvmppc_exit_timing timing_exit;
637 struct kvmppc_exit_timing timing_last_enter;
73e75b41
HB
638 u32 last_exit_type;
639 u32 timing_count_type[__NUMBER_OF_KVM_EXIT_TYPES];
640 u64 timing_sum_duration[__NUMBER_OF_KVM_EXIT_TYPES];
641 u64 timing_sum_quad_duration[__NUMBER_OF_KVM_EXIT_TYPES];
642 u64 timing_min_duration[__NUMBER_OF_KVM_EXIT_TYPES];
643 u64 timing_max_duration[__NUMBER_OF_KVM_EXIT_TYPES];
644 u64 timing_last_exit;
645 struct dentry *debugfs_exit_timing;
646#endif
647
de56a948
PM
648#ifdef CONFIG_PPC_BOOK3S
649 ulong fault_dar;
650 u32 fault_dsisr;
e5ee5422 651 unsigned long intr_msr;
f4c51f84 652 ulong fault_gpa; /* guest real address of page fault (POWER9) */
de56a948
PM
653#endif
654
0604675f 655#ifdef CONFIG_BOOKE
5cf8ca22
HB
656 ulong fault_dear;
657 ulong fault_esr;
daf5e271
LY
658 ulong queued_dear;
659 ulong queued_esr;
f61c94bb
BB
660 spinlock_t wdt_lock;
661 struct timer_list wdt_timer;
8fdd21a2 662 u32 tlbcfg[4];
307d9008 663 u32 tlbps[4];
8fdd21a2 664 u32 mmucfg;
9a6061d7 665 u32 eptcfg;
d30f6e48 666 u32 epr;
99e99d19 667 u64 sprg9;
debf27d6 668 u32 pwrmgtcr0;
15b708be 669 u32 crit_save;
ce11e48b 670 /* guest debug registers*/
547465ef 671 struct debug_reg dbg_reg;
0604675f 672#endif
bbf45ba5 673 gpa_t paddr_accessed;
6020c0f6 674 gva_t vaddr_accessed;
08c9a188 675 pgd_t *pgdir;
bbf45ba5
HB
676
677 u8 io_gpr; /* GPR used as IO source/target */
d078eed3 678 u8 mmio_host_swabbed;
3587d534 679 u8 mmio_sign_extend;
6f63e81b
BL
680 /* conversion between single and double precision */
681 u8 mmio_sp64_extend;
682 /*
683 * Number of simulations for vsx.
684 * If we use 2*8bytes to simulate 1*16bytes,
685 * then the number should be 2 and
686 * mmio_vsx_copy_type=KVMPPC_VSX_COPY_DWORD.
687 * If we use 4*4bytes to simulate 1*16bytes,
688 * the number should be 4 and
689 * mmio_vsx_copy_type=KVMPPC_VSX_COPY_WORD.
690 */
691 u8 mmio_vsx_copy_nums;
692 u8 mmio_vsx_offset;
693 u8 mmio_vsx_copy_type;
694 u8 mmio_vsx_tx_sx_enabled;
ad0a048b
AG
695 u8 osi_needed;
696 u8 osi_enabled;
9432ba60 697 u8 papr_enabled;
f61c94bb 698 u8 watchdog_enabled;
af8f38b3
AG
699 u8 sane;
700 u8 cpu_type;
de56a948 701 u8 hcall_needed;
5df554ad 702 u8 epr_flags; /* KVMPPC_EPR_xxx */
1c810636 703 u8 epr_needed;
bbf45ba5
HB
704
705 u32 cpr0_cfgaddr; /* holds the last set cpr0_cfgaddr */
706
544c6761 707 struct hrtimer dec_timer;
ca95150b 708 u64 dec_jiffies;
de56a948 709 u64 dec_expires;
bbf45ba5 710 unsigned long pending_exceptions;
a8606e20
PM
711 u8 ceded;
712 u8 prodded;
57900694 713 u8 doorbell_request;
de56a948 714 u32 last_inst;
a8606e20 715
8577370f 716 struct swait_queue_head *wqp;
371fefd6
PM
717 struct kvmppc_vcore *vcore;
718 int ret;
de56a948 719 int trap;
371fefd6
PM
720 int state;
721 int ptid;
ec257165 722 int thread_cpu;
a29ebeaf 723 int prev_cpu;
19ccb76a 724 bool timer_running;
371fefd6 725 wait_queue_head_t cpu_run;
e20bbd3d 726 struct machine_check_event mce_evt; /* Valid if trap == 0x200 */
371fefd6 727
96bc451a 728 struct kvm_vcpu_arch_shared *shared;
5deb8e7a
AG
729#if defined(CONFIG_PPC_BOOK3S_64) && defined(CONFIG_KVM_BOOK3S_PR_POSSIBLE)
730 bool shared_big_endian;
731#endif
beb03f14
AG
732 unsigned long magic_page_pa; /* phys addr to map the magic page to */
733 unsigned long magic_page_ea; /* effect. addr to map the magic page to */
f3383cf8 734 bool disable_kernel_nx;
de56a948 735
eb1e4f43
SW
736 int irq_type; /* one of KVM_IRQ_* */
737 int irq_cpu_id;
738 struct openpic *mpic; /* KVM_IRQ_MPIC */
bc5ad3f3
BH
739#ifdef CONFIG_KVM_XICS
740 struct kvmppc_icp *icp; /* XICS presentation controller */
5af50993
BH
741 struct kvmppc_xive_vcpu *xive_vcpu; /* XIVE virtual CPU data */
742 __be32 xive_cam_word; /* Cooked W2 in proper endian with valid bit */
743 u32 xive_pushed; /* Is the VP pushed on the physical CPU ? */
744 union xive_tma_w01 xive_saved_state; /* W0..1 of XIVE thread state */
bc5ad3f3 745#endif
eb1e4f43 746
9975f5e3 747#ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
de56a948 748 struct kvm_vcpu_arch_shared shregs;
371fefd6 749
a56ee9f8 750 struct mmio_hpte_cache mmio_cache;
697d3899
PM
751 unsigned long pgfault_addr;
752 long pgfault_index;
753 unsigned long pgfault_hpte[2];
a56ee9f8 754 struct mmio_hpte_cache_entry *pgfault_cache;
697d3899 755
371fefd6
PM
756 struct task_struct *run_task;
757 struct kvm_run *kvm_run;
2e25aa5f
PM
758
759 spinlock_t vpa_update_lock;
760 struct kvmppc_vpa vpa;
761 struct kvmppc_vpa dtl;
762 struct dtl_entry *dtl_ptr;
763 unsigned long dtl_index;
0456ec4f 764 u64 stolen_logged;
2e25aa5f 765 struct kvmppc_vpa slb_shadow;
c7b67670
PM
766
767 spinlock_t tbacct_lock;
768 u64 busy_stolen;
769 u64 busy_preempt;
4a157d61
PM
770
771 u32 emul_inst;
de56a948 772#endif
b6c295df
PM
773
774#ifdef CONFIG_KVM_BOOK3S_HV_EXIT_TIMING
775 struct kvmhv_tb_accumulator *cur_activity; /* What we're timing */
776 u64 cur_tb_start; /* when it started */
777 struct kvmhv_tb_accumulator rm_entry; /* real-mode entry code */
778 struct kvmhv_tb_accumulator rm_intr; /* real-mode intr handling */
779 struct kvmhv_tb_accumulator rm_exit; /* real-mode exit code */
780 struct kvmhv_tb_accumulator guest_time; /* guest execution */
781 struct kvmhv_tb_accumulator cede_time; /* time napping inside guest */
782
783 struct dentry *debugfs_dir;
784 struct dentry *debugfs_timings;
785#endif /* CONFIG_KVM_BOOK3S_HV_EXIT_TIMING */
bbf45ba5
HB
786};
787
efff1912 788#define VCPU_FPR(vcpu, i) (vcpu)->arch.fp.fpr[i][TS_FPROFFSET]
6f63e81b
BL
789#define VCPU_VSX_FPR(vcpu, i, j) ((vcpu)->arch.fp.fpr[i][j])
790#define VCPU_VSX_VR(vcpu, i) ((vcpu)->arch.vr.vr[i])
efff1912 791
19ccb76a 792/* Values for vcpu->arch.state */
8455d79e
PM
793#define KVMPPC_VCPU_NOTREADY 0
794#define KVMPPC_VCPU_RUNNABLE 1
c7b67670 795#define KVMPPC_VCPU_BUSY_IN_HOST 2
371fefd6 796
b3c5d3c2
AG
797/* Values for vcpu->arch.io_gpr */
798#define KVM_MMIO_REG_MASK 0x001f
799#define KVM_MMIO_REG_EXT_MASK 0xffe0
800#define KVM_MMIO_REG_GPR 0x0000
801#define KVM_MMIO_REG_FPR 0x0020
802#define KVM_MMIO_REG_QPR 0x0040
803#define KVM_MMIO_REG_FQPR 0x0060
6f63e81b 804#define KVM_MMIO_REG_VSX 0x0080
b3c5d3c2 805
2246f8b5 806#define __KVM_HAVE_ARCH_WQP
5df554ad 807#define __KVM_HAVE_CREATE_DEVICE
b6d33834 808
13a34e06 809static inline void kvm_arch_hardware_disable(void) {}
0865e636
RK
810static inline void kvm_arch_hardware_unsetup(void) {}
811static inline void kvm_arch_sync_events(struct kvm *kvm) {}
15f46015 812static inline void kvm_arch_memslots_updated(struct kvm *kvm, struct kvm_memslots *slots) {}
0865e636
RK
813static inline void kvm_arch_flush_shadow_all(struct kvm *kvm) {}
814static inline void kvm_arch_sched_in(struct kvm_vcpu *vcpu, int cpu) {}
815static inline void kvm_arch_exit(void) {}
3217f7c2
CD
816static inline void kvm_arch_vcpu_blocking(struct kvm_vcpu *vcpu) {}
817static inline void kvm_arch_vcpu_unblocking(struct kvm_vcpu *vcpu) {}
3491caf2 818static inline void kvm_arch_vcpu_block_finish(struct kvm_vcpu *vcpu) {}
0865e636 819
bbf45ba5 820#endif /* __POWERPC_KVM_HOST_H__ */