]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/powerpc/include/asm/pci.h
pci/of: Match PCI devices to OF nodes dynamically
[mirror_ubuntu-bionic-kernel.git] / arch / powerpc / include / asm / pci.h
CommitLineData
f8ef2705
PM
1#ifndef __ASM_POWERPC_PCI_H
2#define __ASM_POWERPC_PCI_H
1da177e4
LT
3#ifdef __KERNEL__
4
5/*
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License
8 * as published by the Free Software Foundation; either version
9 * 2 of the License, or (at your option) any later version.
10 */
11
12#include <linux/types.h>
13#include <linux/slab.h>
14#include <linux/string.h>
15#include <linux/dma-mapping.h>
16
17#include <asm/machdep.h>
18#include <asm/scatterlist.h>
19#include <asm/io.h>
20#include <asm/prom.h>
f8ef2705 21#include <asm/pci-bridge.h>
1da177e4
LT
22
23#include <asm-generic/pci-dma-compat.h>
24
fbe65447
GL
25/* Return values for ppc_md.pci_probe_mode function */
26#define PCI_PROBE_NONE -1 /* Don't look at this bus at all */
27#define PCI_PROBE_NORMAL 0 /* Do normal PCI probing */
28#define PCI_PROBE_DEVTREE 1 /* Instantiate from device tree */
29
1da177e4
LT
30#define PCIBIOS_MIN_IO 0x1000
31#define PCIBIOS_MIN_MEM 0x10000000
32
33struct pci_dev;
34
f8ef2705
PM
35/* Values for the `which' argument to sys_pciconfig_iobase syscall. */
36#define IOBASE_BRIDGE_NUMBER 0
37#define IOBASE_MEMORY 1
38#define IOBASE_IO 2
39#define IOBASE_ISA_IO 3
40#define IOBASE_ISA_MEM 4
41
42/*
43 * Set this to 1 if you want the kernel to re-assign all PCI
3fd94c6b 44 * bus numbers (don't do that on ppc64 yet !)
f8ef2705 45 */
7fe519c2
JB
46#define pcibios_assign_all_busses() \
47 (ppc_pci_has_flag(PPC_PCI_REASSIGN_ALL_BUS))
1da177e4
LT
48
49static inline void pcibios_set_master(struct pci_dev *dev)
50{
51 /* No special bus mastering setup handling */
52}
53
c9c3e457 54static inline void pcibios_penalize_isa_irq(int irq, int active)
1da177e4
LT
55{
56 /* We don't do dynamic PCI IRQ allocation */
57}
58
59#define HAVE_ARCH_PCI_GET_LEGACY_IDE_IRQ
60static inline int pci_get_legacy_ide_irq(struct pci_dev *dev, int channel)
61{
62 if (ppc_md.pci_get_legacy_ide_irq)
63 return ppc_md.pci_get_legacy_ide_irq(dev, channel);
64 return channel ? 15 : 14;
65}
66
4fc665b8 67#ifdef CONFIG_PCI
45223c54
FT
68extern void set_pci_dma_ops(struct dma_map_ops *dma_ops);
69extern struct dma_map_ops *get_pci_dma_ops(void);
4fc665b8
BB
70#else /* CONFIG_PCI */
71#define set_pci_dma_ops(d)
72#define get_pci_dma_ops() NULL
73#endif
74
f8ef2705 75#ifdef CONFIG_PPC64
edb2d97e
MW
76
77/*
78 * We want to avoid touching the cacheline size or MWI bit.
79 * pSeries firmware sets the cacheline size (which is not the cpu cacheline
80 * size in all cases) and hardware treats MWI the same as memory write.
81 */
82#define PCI_DISABLE_MWI
1da177e4 83
98747770 84#ifdef CONFIG_PCI
e24c2d96
DM
85static inline void pci_dma_burst_advice(struct pci_dev *pdev,
86 enum pci_dma_burst_strategy *strat,
87 unsigned long *strategy_parameter)
88{
89 unsigned long cacheline_size;
90 u8 byte;
91
92 pci_read_config_byte(pdev, PCI_CACHE_LINE_SIZE, &byte);
93 if (byte == 0)
94 cacheline_size = 1024;
95 else
96 cacheline_size = (int) byte * 4;
97
98 *strat = PCI_DMA_BURST_MULTIPLE;
99 *strategy_parameter = cacheline_size;
100}
bb4a61b6 101#endif
e24c2d96 102
f8ef2705
PM
103#else /* 32-bit */
104
105#ifdef CONFIG_PCI
106static inline void pci_dma_burst_advice(struct pci_dev *pdev,
107 enum pci_dma_burst_strategy *strat,
108 unsigned long *strategy_parameter)
109{
110 *strat = PCI_DMA_BURST_INFINITY;
111 *strategy_parameter = ~0UL;
112}
113#endif
f8ef2705
PM
114#endif /* CONFIG_PPC64 */
115
5516b540
KG
116extern int pci_domain_nr(struct pci_bus *bus);
117
fa462f2d
BH
118/* Decide whether to display the domain number in /proc */
119extern int pci_proc_domain(struct pci_bus *bus);
120
11df1f05
ME
121/* MSI arch hooks */
122#define arch_setup_msi_irqs arch_setup_msi_irqs
123#define arch_teardown_msi_irqs arch_teardown_msi_irqs
124#define arch_msi_check_device arch_msi_check_device
fa462f2d 125
1da177e4
LT
126struct vm_area_struct;
127/* Map a range of PCI memory or I/O space for a device into user space */
128int pci_mmap_page_range(struct pci_dev *pdev, struct vm_area_struct *vma,
129 enum pci_mmap_state mmap_state, int write_combine);
130
131/* Tell drivers/pci/proc.c that we have pci_mmap_page_range() */
132#define HAVE_PCI_MMAP 1
133
e9f82cb7
BH
134extern int pci_legacy_read(struct pci_bus *bus, loff_t port, u32 *val,
135 size_t count);
136extern int pci_legacy_write(struct pci_bus *bus, loff_t port, u32 val,
137 size_t count);
138extern int pci_mmap_legacy_page_range(struct pci_bus *bus,
139 struct vm_area_struct *vma,
140 enum pci_mmap_state mmap_state);
141
142#define HAVE_PCI_LEGACY 1
143
1d4454e7
RD
144#ifdef CONFIG_PPC64
145
f8ef2705
PM
146/* The PCI address space does not equal the physical memory address
147 * space (we have an IOMMU). The IDE and SCSI device layers use
1da177e4
LT
148 * this boolean for bounce buffer decisions.
149 */
150#define PCI_DMA_BUS_IS_PHYS (0)
f8ef2705
PM
151
152#else /* 32-bit */
153
154/* The PCI address space does equal the physical memory
155 * address space (no IOMMU). The IDE and SCSI device layers use
156 * this boolean for bounce buffer decisions.
157 */
158#define PCI_DMA_BUS_IS_PHYS (1)
159
f8ef2705 160#endif /* CONFIG_PPC64 */
1d4454e7 161
f8ef2705
PM
162extern void pcibios_resource_to_bus(struct pci_dev *dev,
163 struct pci_bus_region *region,
1da177e4
LT
164 struct resource *res);
165
f8ef2705
PM
166extern void pcibios_bus_to_resource(struct pci_dev *dev,
167 struct resource *res,
43c34735
DB
168 struct pci_bus_region *region);
169
facf0787
LV
170extern void pcibios_claim_one_bus(struct pci_bus *b);
171
fd6852c8 172extern void pcibios_finish_adding_to_bus(struct pci_bus *bus);
e90a1318 173
3fd94c6b
BH
174extern void pcibios_resource_survey(void);
175
1da177e4 176extern struct pci_controller *init_phb_dynamic(struct device_node *dn);
fd6852c8 177extern int remove_phb_dynamic(struct pci_controller *phb);
1da177e4 178
ead83717
JR
179extern struct pci_dev *of_create_pci_dev(struct device_node *node,
180 struct pci_bus *bus, int devfn);
181
98d9f30c 182extern void of_scan_pci_bridge(struct pci_dev *dev);
ead83717
JR
183
184extern void of_scan_bus(struct device_node *node, struct pci_bus *bus);
8b8da358 185extern void of_rescan_bus(struct device_node *node, struct pci_bus *bus);
ead83717 186
1da177e4
LT
187extern int pci_read_irq_line(struct pci_dev *dev);
188
1da177e4
LT
189struct file;
190extern pgprot_t pci_phys_mem_access_prot(struct file *file,
8b150478 191 unsigned long pfn,
1da177e4
LT
192 unsigned long size,
193 pgprot_t prot);
194
2311b1f2
ME
195#define HAVE_ARCH_PCI_RESOURCE_TO_USER
196extern void pci_resource_to_user(const struct pci_dev *dev, int bar,
197 const struct resource *rsrc,
e31dd6e4 198 resource_size_t *start, resource_size_t *end);
1da177e4 199
8b8da358
BH
200extern void pcibios_setup_bus_devices(struct pci_bus *bus);
201extern void pcibios_setup_bus_self(struct pci_bus *bus);
0ed2c722 202extern void pcibios_setup_phb_io_space(struct pci_controller *hose);
b5d937de 203extern void pcibios_scan_phb(struct pci_controller *hose);
e9f82cb7 204
1da177e4 205#endif /* __KERNEL__ */
f8ef2705 206#endif /* __ASM_POWERPC_PCI_H */