]>
Commit | Line | Data |
---|---|---|
0ebc4cda BH |
1 | /* |
2 | * This file contains the 64-bit "server" PowerPC variant | |
3 | * of the low level exception handling including exception | |
4 | * vectors, exception return, part of the slb and stab | |
5 | * handling and other fixed offset specific things. | |
6 | * | |
7 | * This file is meant to be #included from head_64.S due to | |
25985edc | 8 | * position dependent assembly. |
0ebc4cda BH |
9 | * |
10 | * Most of this originates from head_64.S and thus has the same | |
11 | * copyright history. | |
12 | * | |
13 | */ | |
14 | ||
7230c564 | 15 | #include <asm/hw_irq.h> |
8aa34ab8 | 16 | #include <asm/exception-64s.h> |
46f52210 | 17 | #include <asm/ptrace.h> |
7cba160a | 18 | #include <asm/cpuidle.h> |
da2bc464 | 19 | #include <asm/head-64.h> |
8aa34ab8 | 20 | |
0ebc4cda | 21 | /* |
57f26649 NP |
22 | * There are a few constraints to be concerned with. |
23 | * - Real mode exceptions code/data must be located at their physical location. | |
24 | * - Virtual mode exceptions must be mapped at their 0xc000... location. | |
25 | * - Fixed location code must not call directly beyond the __end_interrupts | |
26 | * area when built with CONFIG_RELOCATABLE. LOAD_HANDLER / bctr sequence | |
27 | * must be used. | |
28 | * - LOAD_HANDLER targets must be within first 64K of physical 0 / | |
29 | * virtual 0xc00... | |
30 | * - Conditional branch targets must be within +/-32K of caller. | |
31 | * | |
32 | * "Virtual exceptions" run with relocation on (MSR_IR=1, MSR_DR=1), and | |
33 | * therefore don't have to run in physically located code or rfid to | |
34 | * virtual mode kernel code. However on relocatable kernels they do have | |
35 | * to branch to KERNELBASE offset because the rest of the kernel (outside | |
36 | * the exception vectors) may be located elsewhere. | |
37 | * | |
38 | * Virtual exceptions correspond with physical, except their entry points | |
39 | * are offset by 0xc000000000000000 and also tend to get an added 0x4000 | |
40 | * offset applied. Virtual exceptions are enabled with the Alternate | |
41 | * Interrupt Location (AIL) bit set in the LPCR. However this does not | |
42 | * guarantee they will be delivered virtually. Some conditions (see the ISA) | |
43 | * cause exceptions to be delivered in real mode. | |
44 | * | |
45 | * It's impossible to receive interrupts below 0x300 via AIL. | |
46 | * | |
47 | * KVM: None of the virtual exceptions are from the guest. Anything that | |
48 | * escalated to HV=1 from HV=0 is delivered via real mode handlers. | |
49 | * | |
50 | * | |
0ebc4cda BH |
51 | * We layout physical memory as follows: |
52 | * 0x0000 - 0x00ff : Secondary processor spin code | |
57f26649 NP |
53 | * 0x0100 - 0x18ff : Real mode pSeries interrupt vectors |
54 | * 0x1900 - 0x3fff : Real mode trampolines | |
55 | * 0x4000 - 0x58ff : Relon (IR=1,DR=1) mode pSeries interrupt vectors | |
56 | * 0x5900 - 0x6fff : Relon mode trampolines | |
0ebc4cda | 57 | * 0x7000 - 0x7fff : FWNMI data area |
57f26649 NP |
58 | * 0x8000 - .... : Common interrupt handlers, remaining early |
59 | * setup code, rest of kernel. | |
60 | */ | |
61 | OPEN_FIXED_SECTION(real_vectors, 0x0100, 0x1900) | |
62 | OPEN_FIXED_SECTION(real_trampolines, 0x1900, 0x4000) | |
63 | OPEN_FIXED_SECTION(virt_vectors, 0x4000, 0x5900) | |
64 | OPEN_FIXED_SECTION(virt_trampolines, 0x5900, 0x7000) | |
65 | #if defined(CONFIG_PPC_PSERIES) || defined(CONFIG_PPC_POWERNV) | |
66 | /* | |
67 | * Data area reserved for FWNMI option. | |
68 | * This address (0x7000) is fixed by the RPA. | |
69 | * pseries and powernv need to keep the whole page from | |
70 | * 0x7000 to 0x8000 free for use by the firmware | |
0ebc4cda | 71 | */ |
57f26649 NP |
72 | ZERO_FIXED_SECTION(fwnmi_page, 0x7000, 0x8000) |
73 | OPEN_TEXT_SECTION(0x8000) | |
74 | #else | |
75 | OPEN_TEXT_SECTION(0x7000) | |
76 | #endif | |
77 | ||
78 | USE_FIXED_SECTION(real_vectors) | |
79 | ||
0ebc4cda BH |
80 | /* |
81 | * This is the start of the interrupt handlers for pSeries | |
82 | * This code runs with relocation off. | |
83 | * Code from here to __end_interrupts gets copied down to real | |
84 | * address 0x100 when we are running a relocatable kernel. | |
85 | * Therefore any relative branches in this section must only | |
86 | * branch to labels in this section. | |
87 | */ | |
0ebc4cda BH |
88 | .globl __start_interrupts |
89 | __start_interrupts: | |
90 | ||
da2bc464 | 91 | EXC_REAL_BEGIN(system_reset, 0x100, 0x200) |
948cf67c BH |
92 | SET_SCRATCH0(r13) |
93 | #ifdef CONFIG_PPC_P7_NAP | |
94 | BEGIN_FTR_SECTION | |
95 | /* Running native on arch 2.06 or later, check if we are | |
77b54e9f | 96 | * waking up from nap/sleep/winkle. |
948cf67c BH |
97 | */ |
98 | mfspr r13,SPRN_SRR1 | |
371fefd6 PM |
99 | rlwinm. r13,r13,47-31,30,31 |
100 | beq 9f | |
101 | ||
7cba160a | 102 | cmpwi cr3,r13,2 |
371fefd6 | 103 | GET_PACA(r13) |
5fa6b6bd | 104 | bl pnv_restore_hyp_resource |
77b54e9f | 105 | |
7cba160a SP |
106 | li r0,PNV_THREAD_RUNNING |
107 | stb r0,PACA_THREAD_IDLE_STATE(r13) /* Clear thread state */ | |
371fefd6 | 108 | |
3a167bea | 109 | #ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE |
f0888f70 PM |
110 | li r0,KVM_HWTHREAD_IN_KERNEL |
111 | stb r0,HSTATE_HWTHREAD_STATE(r13) | |
112 | /* Order setting hwthread_state vs. testing hwthread_req */ | |
113 | sync | |
114 | lbz r0,HSTATE_HWTHREAD_REQ(r13) | |
115 | cmpwi r0,0 | |
116 | beq 1f | |
371fefd6 PM |
117 | b kvm_start_guest |
118 | 1: | |
119 | #endif | |
120 | ||
56548fc0 PM |
121 | /* Return SRR1 from power7_nap() */ |
122 | mfspr r3,SPRN_SRR1 | |
17065671 | 123 | blt cr3,2f |
5fa6b6bd SP |
124 | b pnv_wakeup_loss |
125 | 2: b pnv_wakeup_noloss | |
aca79d2b | 126 | |
371fefd6 | 127 | 9: |
969391c5 | 128 | END_FTR_SECTION_IFSET(CPU_FTR_HVMODE | CPU_FTR_ARCH_206) |
948cf67c | 129 | #endif /* CONFIG_PPC_P7_NAP */ |
b01c8b54 PM |
130 | EXCEPTION_PROLOG_PSERIES(PACA_EXGEN, system_reset_common, EXC_STD, |
131 | NOTEST, 0x100) | |
da2bc464 | 132 | EXC_REAL_END(system_reset, 0x100, 0x200) |
582baf44 NP |
133 | EXC_VIRT_NONE(0x4100, 0x4200) |
134 | EXC_COMMON(system_reset_common, 0x100, system_reset_exception) | |
135 | ||
136 | #ifdef CONFIG_PPC_PSERIES | |
137 | /* | |
138 | * Vectors for the FWNMI option. Share common code. | |
139 | */ | |
140 | TRAMP_REAL_BEGIN(system_reset_fwnmi) | |
141 | SET_SCRATCH0(r13) /* save r13 */ | |
142 | EXCEPTION_PROLOG_PSERIES(PACA_EXGEN, system_reset_common, EXC_STD, | |
143 | NOTEST, 0x100) | |
144 | #endif /* CONFIG_PPC_PSERIES */ | |
145 | ||
0ebc4cda | 146 | |
da2bc464 | 147 | EXC_REAL_BEGIN(machine_check, 0x200, 0x300) |
b01c8b54 PM |
148 | /* This is moved out of line as it can be patched by FW, but |
149 | * some code path might still want to branch into the original | |
150 | * vector | |
151 | */ | |
1707dd16 | 152 | SET_SCRATCH0(r13) /* save r13 */ |
bc14c491 MS |
153 | /* |
154 | * Running native on arch 2.06 or later, we may wakeup from winkle | |
155 | * inside machine check. If yes, then last bit of HSPGR0 would be set | |
156 | * to 1. Hence clear it unconditionally. | |
1c51089f | 157 | */ |
bc14c491 MS |
158 | GET_PACA(r13) |
159 | clrrdi r13,r13,1 | |
160 | SET_PACA(r13) | |
1707dd16 | 161 | EXCEPTION_PROLOG_0(PACA_EXMC) |
1e9b4507 | 162 | BEGIN_FTR_SECTION |
2513767d | 163 | b machine_check_powernv_early |
1e9b4507 | 164 | FTR_SECTION_ELSE |
1707dd16 | 165 | b machine_check_pSeries_0 |
1e9b4507 | 166 | ALT_FTR_SECTION_END_IFSET(CPU_FTR_HVMODE) |
da2bc464 | 167 | EXC_REAL_END(machine_check, 0x200, 0x300) |
afcf0095 NP |
168 | EXC_VIRT_NONE(0x4200, 0x4300) |
169 | TRAMP_REAL_BEGIN(machine_check_powernv_early) | |
170 | BEGIN_FTR_SECTION | |
171 | EXCEPTION_PROLOG_1(PACA_EXMC, NOTEST, 0x200) | |
172 | /* | |
173 | * Register contents: | |
174 | * R13 = PACA | |
175 | * R9 = CR | |
176 | * Original R9 to R13 is saved on PACA_EXMC | |
177 | * | |
178 | * Switch to mc_emergency stack and handle re-entrancy (we limit | |
179 | * the nested MCE upto level 4 to avoid stack overflow). | |
180 | * Save MCE registers srr1, srr0, dar and dsisr and then set ME=1 | |
181 | * | |
182 | * We use paca->in_mce to check whether this is the first entry or | |
183 | * nested machine check. We increment paca->in_mce to track nested | |
184 | * machine checks. | |
185 | * | |
186 | * If this is the first entry then set stack pointer to | |
187 | * paca->mc_emergency_sp, otherwise r1 is already pointing to | |
188 | * stack frame on mc_emergency stack. | |
189 | * | |
190 | * NOTE: We are here with MSR_ME=0 (off), which means we risk a | |
191 | * checkstop if we get another machine check exception before we do | |
192 | * rfid with MSR_ME=1. | |
193 | */ | |
194 | mr r11,r1 /* Save r1 */ | |
195 | lhz r10,PACA_IN_MCE(r13) | |
196 | cmpwi r10,0 /* Are we in nested machine check */ | |
197 | bne 0f /* Yes, we are. */ | |
198 | /* First machine check entry */ | |
199 | ld r1,PACAMCEMERGSP(r13) /* Use MC emergency stack */ | |
200 | 0: subi r1,r1,INT_FRAME_SIZE /* alloc stack frame */ | |
201 | addi r10,r10,1 /* increment paca->in_mce */ | |
202 | sth r10,PACA_IN_MCE(r13) | |
203 | /* Limit nested MCE to level 4 to avoid stack overflow */ | |
204 | cmpwi r10,4 | |
205 | bgt 2f /* Check if we hit limit of 4 */ | |
206 | std r11,GPR1(r1) /* Save r1 on the stack. */ | |
207 | std r11,0(r1) /* make stack chain pointer */ | |
208 | mfspr r11,SPRN_SRR0 /* Save SRR0 */ | |
209 | std r11,_NIP(r1) | |
210 | mfspr r11,SPRN_SRR1 /* Save SRR1 */ | |
211 | std r11,_MSR(r1) | |
212 | mfspr r11,SPRN_DAR /* Save DAR */ | |
213 | std r11,_DAR(r1) | |
214 | mfspr r11,SPRN_DSISR /* Save DSISR */ | |
215 | std r11,_DSISR(r1) | |
216 | std r9,_CCR(r1) /* Save CR in stackframe */ | |
217 | /* Save r9 through r13 from EXMC save area to stack frame. */ | |
218 | EXCEPTION_PROLOG_COMMON_2(PACA_EXMC) | |
219 | mfmsr r11 /* get MSR value */ | |
220 | ori r11,r11,MSR_ME /* turn on ME bit */ | |
221 | ori r11,r11,MSR_RI /* turn on RI bit */ | |
222 | LOAD_HANDLER(r12, machine_check_handle_early) | |
223 | 1: mtspr SPRN_SRR0,r12 | |
224 | mtspr SPRN_SRR1,r11 | |
225 | rfid | |
226 | b . /* prevent speculative execution */ | |
227 | 2: | |
228 | /* Stack overflow. Stay on emergency stack and panic. | |
229 | * Keep the ME bit off while panic-ing, so that if we hit | |
230 | * another machine check we checkstop. | |
231 | */ | |
232 | addi r1,r1,INT_FRAME_SIZE /* go back to previous stack frame */ | |
233 | ld r11,PACAKMSR(r13) | |
234 | LOAD_HANDLER(r12, unrecover_mce) | |
235 | li r10,MSR_ME | |
236 | andc r11,r11,r10 /* Turn off MSR_ME */ | |
237 | b 1b | |
238 | b . /* prevent speculative execution */ | |
239 | END_FTR_SECTION_IFSET(CPU_FTR_HVMODE) | |
240 | ||
241 | TRAMP_REAL_BEGIN(machine_check_pSeries) | |
242 | .globl machine_check_fwnmi | |
243 | machine_check_fwnmi: | |
244 | SET_SCRATCH0(r13) /* save r13 */ | |
245 | EXCEPTION_PROLOG_0(PACA_EXMC) | |
246 | machine_check_pSeries_0: | |
247 | EXCEPTION_PROLOG_1(PACA_EXMC, KVMTEST_PR, 0x200) | |
248 | /* | |
249 | * The following is essentially EXCEPTION_PROLOG_PSERIES_1 with the | |
250 | * difference that MSR_RI is not enabled, because PACA_EXMC is being | |
251 | * used, so nested machine check corrupts it. machine_check_common | |
252 | * enables MSR_RI. | |
253 | */ | |
254 | ld r10,PACAKMSR(r13) | |
255 | xori r10,r10,MSR_RI | |
256 | mfspr r11,SPRN_SRR0 | |
257 | LOAD_HANDLER(r12, machine_check_common) | |
258 | mtspr SPRN_SRR0,r12 | |
259 | mfspr r12,SPRN_SRR1 | |
260 | mtspr SPRN_SRR1,r10 | |
261 | rfid | |
262 | b . /* prevent speculative execution */ | |
263 | ||
264 | TRAMP_KVM_SKIP(PACA_EXMC, 0x200) | |
265 | ||
266 | EXC_COMMON_BEGIN(machine_check_common) | |
267 | /* | |
268 | * Machine check is different because we use a different | |
269 | * save area: PACA_EXMC instead of PACA_EXGEN. | |
270 | */ | |
271 | mfspr r10,SPRN_DAR | |
272 | std r10,PACA_EXMC+EX_DAR(r13) | |
273 | mfspr r10,SPRN_DSISR | |
274 | stw r10,PACA_EXMC+EX_DSISR(r13) | |
275 | EXCEPTION_PROLOG_COMMON(0x200, PACA_EXMC) | |
276 | FINISH_NAP | |
277 | RECONCILE_IRQ_STATE(r10, r11) | |
278 | ld r3,PACA_EXMC+EX_DAR(r13) | |
279 | lwz r4,PACA_EXMC+EX_DSISR(r13) | |
280 | /* Enable MSR_RI when finished with PACA_EXMC */ | |
281 | li r10,MSR_RI | |
282 | mtmsrd r10,1 | |
283 | std r3,_DAR(r1) | |
284 | std r4,_DSISR(r1) | |
285 | bl save_nvgprs | |
286 | addi r3,r1,STACK_FRAME_OVERHEAD | |
287 | bl machine_check_exception | |
288 | b ret_from_except | |
289 | ||
290 | #define MACHINE_CHECK_HANDLER_WINDUP \ | |
291 | /* Clear MSR_RI before setting SRR0 and SRR1. */\ | |
292 | li r0,MSR_RI; \ | |
293 | mfmsr r9; /* get MSR value */ \ | |
294 | andc r9,r9,r0; \ | |
295 | mtmsrd r9,1; /* Clear MSR_RI */ \ | |
296 | /* Move original SRR0 and SRR1 into the respective regs */ \ | |
297 | ld r9,_MSR(r1); \ | |
298 | mtspr SPRN_SRR1,r9; \ | |
299 | ld r3,_NIP(r1); \ | |
300 | mtspr SPRN_SRR0,r3; \ | |
301 | ld r9,_CTR(r1); \ | |
302 | mtctr r9; \ | |
303 | ld r9,_XER(r1); \ | |
304 | mtxer r9; \ | |
305 | ld r9,_LINK(r1); \ | |
306 | mtlr r9; \ | |
307 | REST_GPR(0, r1); \ | |
308 | REST_8GPRS(2, r1); \ | |
309 | REST_GPR(10, r1); \ | |
310 | ld r11,_CCR(r1); \ | |
311 | mtcr r11; \ | |
312 | /* Decrement paca->in_mce. */ \ | |
313 | lhz r12,PACA_IN_MCE(r13); \ | |
314 | subi r12,r12,1; \ | |
315 | sth r12,PACA_IN_MCE(r13); \ | |
316 | REST_GPR(11, r1); \ | |
317 | REST_2GPRS(12, r1); \ | |
318 | /* restore original r1. */ \ | |
319 | ld r1,GPR1(r1) | |
320 | ||
321 | /* | |
322 | * Handle machine check early in real mode. We come here with | |
323 | * ME=1, MMU (IR=0 and DR=0) off and using MC emergency stack. | |
324 | */ | |
325 | EXC_COMMON_BEGIN(machine_check_handle_early) | |
326 | std r0,GPR0(r1) /* Save r0 */ | |
327 | EXCEPTION_PROLOG_COMMON_3(0x200) | |
328 | bl save_nvgprs | |
329 | addi r3,r1,STACK_FRAME_OVERHEAD | |
330 | bl machine_check_early | |
331 | std r3,RESULT(r1) /* Save result */ | |
332 | ld r12,_MSR(r1) | |
333 | #ifdef CONFIG_PPC_P7_NAP | |
334 | /* | |
335 | * Check if thread was in power saving mode. We come here when any | |
336 | * of the following is true: | |
337 | * a. thread wasn't in power saving mode | |
338 | * b. thread was in power saving mode with no state loss, | |
339 | * supervisor state loss or hypervisor state loss. | |
340 | * | |
341 | * Go back to nap/sleep/winkle mode again if (b) is true. | |
342 | */ | |
343 | rlwinm. r11,r12,47-31,30,31 /* Was it in power saving mode? */ | |
344 | beq 4f /* No, it wasn;t */ | |
345 | /* Thread was in power saving mode. Go back to nap again. */ | |
346 | cmpwi r11,2 | |
347 | blt 3f | |
348 | /* Supervisor/Hypervisor state loss */ | |
349 | li r0,1 | |
350 | stb r0,PACA_NAPSTATELOST(r13) | |
351 | 3: bl machine_check_queue_event | |
352 | MACHINE_CHECK_HANDLER_WINDUP | |
353 | GET_PACA(r13) | |
354 | ld r1,PACAR1(r13) | |
355 | /* | |
356 | * Check what idle state this CPU was in and go back to same mode | |
357 | * again. | |
358 | */ | |
359 | lbz r3,PACA_THREAD_IDLE_STATE(r13) | |
360 | cmpwi r3,PNV_THREAD_NAP | |
361 | bgt 10f | |
362 | IDLE_STATE_ENTER_SEQ(PPC_NAP) | |
363 | /* No return */ | |
364 | 10: | |
365 | cmpwi r3,PNV_THREAD_SLEEP | |
366 | bgt 2f | |
367 | IDLE_STATE_ENTER_SEQ(PPC_SLEEP) | |
368 | /* No return */ | |
369 | ||
370 | 2: | |
371 | /* | |
372 | * Go back to winkle. Please note that this thread was woken up in | |
373 | * machine check from winkle and have not restored the per-subcore | |
374 | * state. Hence before going back to winkle, set last bit of HSPGR0 | |
375 | * to 1. This will make sure that if this thread gets woken up | |
376 | * again at reset vector 0x100 then it will get chance to restore | |
377 | * the subcore state. | |
378 | */ | |
379 | ori r13,r13,1 | |
380 | SET_PACA(r13) | |
381 | IDLE_STATE_ENTER_SEQ(PPC_WINKLE) | |
382 | /* No return */ | |
383 | 4: | |
384 | #endif | |
385 | /* | |
386 | * Check if we are coming from hypervisor userspace. If yes then we | |
387 | * continue in host kernel in V mode to deliver the MC event. | |
388 | */ | |
389 | rldicl. r11,r12,4,63 /* See if MC hit while in HV mode. */ | |
390 | beq 5f | |
391 | andi. r11,r12,MSR_PR /* See if coming from user. */ | |
392 | bne 9f /* continue in V mode if we are. */ | |
393 | ||
394 | 5: | |
395 | #ifdef CONFIG_KVM_BOOK3S_64_HANDLER | |
396 | /* | |
397 | * We are coming from kernel context. Check if we are coming from | |
398 | * guest. if yes, then we can continue. We will fall through | |
399 | * do_kvm_200->kvmppc_interrupt to deliver the MC event to guest. | |
400 | */ | |
401 | lbz r11,HSTATE_IN_GUEST(r13) | |
402 | cmpwi r11,0 /* Check if coming from guest */ | |
403 | bne 9f /* continue if we are. */ | |
404 | #endif | |
405 | /* | |
406 | * At this point we are not sure about what context we come from. | |
407 | * Queue up the MCE event and return from the interrupt. | |
408 | * But before that, check if this is an un-recoverable exception. | |
409 | * If yes, then stay on emergency stack and panic. | |
410 | */ | |
411 | andi. r11,r12,MSR_RI | |
412 | bne 2f | |
413 | 1: mfspr r11,SPRN_SRR0 | |
414 | LOAD_HANDLER(r10,unrecover_mce) | |
415 | mtspr SPRN_SRR0,r10 | |
416 | ld r10,PACAKMSR(r13) | |
417 | /* | |
418 | * We are going down. But there are chances that we might get hit by | |
419 | * another MCE during panic path and we may run into unstable state | |
420 | * with no way out. Hence, turn ME bit off while going down, so that | |
421 | * when another MCE is hit during panic path, system will checkstop | |
422 | * and hypervisor will get restarted cleanly by SP. | |
423 | */ | |
424 | li r3,MSR_ME | |
425 | andc r10,r10,r3 /* Turn off MSR_ME */ | |
426 | mtspr SPRN_SRR1,r10 | |
427 | rfid | |
428 | b . | |
429 | 2: | |
430 | /* | |
431 | * Check if we have successfully handled/recovered from error, if not | |
432 | * then stay on emergency stack and panic. | |
433 | */ | |
434 | ld r3,RESULT(r1) /* Load result */ | |
435 | cmpdi r3,0 /* see if we handled MCE successfully */ | |
436 | ||
437 | beq 1b /* if !handled then panic */ | |
438 | /* | |
439 | * Return from MC interrupt. | |
440 | * Queue up the MCE event so that we can log it later, while | |
441 | * returning from kernel or opal call. | |
442 | */ | |
443 | bl machine_check_queue_event | |
444 | MACHINE_CHECK_HANDLER_WINDUP | |
445 | rfid | |
446 | 9: | |
447 | /* Deliver the machine check to host kernel in V mode. */ | |
448 | MACHINE_CHECK_HANDLER_WINDUP | |
449 | b machine_check_pSeries | |
450 | ||
451 | EXC_COMMON_BEGIN(unrecover_mce) | |
452 | /* Invoke machine_check_exception to print MCE event and panic. */ | |
453 | addi r3,r1,STACK_FRAME_OVERHEAD | |
454 | bl machine_check_exception | |
455 | /* | |
456 | * We will not reach here. Even if we did, there is no way out. Call | |
457 | * unrecoverable_exception and die. | |
458 | */ | |
459 | 1: addi r3,r1,STACK_FRAME_OVERHEAD | |
460 | bl unrecoverable_exception | |
461 | b 1b | |
462 | ||
0ebc4cda | 463 | |
da2bc464 | 464 | EXC_REAL(data_access, 0x300, 0x380) |
80795e6c NP |
465 | EXC_VIRT(data_access, 0x4300, 0x4380, 0x300) |
466 | TRAMP_KVM_SKIP(PACA_EXGEN, 0x300) | |
467 | ||
468 | EXC_COMMON_BEGIN(data_access_common) | |
469 | /* | |
470 | * Here r13 points to the paca, r9 contains the saved CR, | |
471 | * SRR0 and SRR1 are saved in r11 and r12, | |
472 | * r9 - r13 are saved in paca->exgen. | |
473 | */ | |
474 | mfspr r10,SPRN_DAR | |
475 | std r10,PACA_EXGEN+EX_DAR(r13) | |
476 | mfspr r10,SPRN_DSISR | |
477 | stw r10,PACA_EXGEN+EX_DSISR(r13) | |
478 | EXCEPTION_PROLOG_COMMON(0x300, PACA_EXGEN) | |
479 | RECONCILE_IRQ_STATE(r10, r11) | |
480 | ld r12,_MSR(r1) | |
481 | ld r3,PACA_EXGEN+EX_DAR(r13) | |
482 | lwz r4,PACA_EXGEN+EX_DSISR(r13) | |
483 | li r5,0x300 | |
484 | std r3,_DAR(r1) | |
485 | std r4,_DSISR(r1) | |
486 | BEGIN_MMU_FTR_SECTION | |
487 | b do_hash_page /* Try to handle as hpte fault */ | |
488 | MMU_FTR_SECTION_ELSE | |
489 | b handle_page_fault | |
490 | ALT_MMU_FTR_SECTION_END_IFCLR(MMU_FTR_TYPE_RADIX) | |
491 | ||
0ebc4cda | 492 | |
da2bc464 | 493 | EXC_REAL_BEGIN(data_access_slb, 0x380, 0x400) |
673b189a | 494 | SET_SCRATCH0(r13) |
1707dd16 | 495 | EXCEPTION_PROLOG_0(PACA_EXSLB) |
da2bc464 | 496 | EXCEPTION_PROLOG_1(PACA_EXSLB, KVMTEST_PR, 0x380) |
0ebc4cda BH |
497 | std r3,PACA_EXSLB+EX_R3(r13) |
498 | mfspr r3,SPRN_DAR | |
b01c8b54 | 499 | mfspr r12,SPRN_SRR1 |
f0f558b1 | 500 | crset 4*cr6+eq |
0ebc4cda | 501 | #ifndef CONFIG_RELOCATABLE |
b1576fec | 502 | b slb_miss_realmode |
0ebc4cda BH |
503 | #else |
504 | /* | |
ad0289e4 | 505 | * We can't just use a direct branch to slb_miss_realmode |
0ebc4cda BH |
506 | * because the distance from here to there depends on where |
507 | * the kernel ends up being put. | |
508 | */ | |
509 | mfctr r11 | |
ad0289e4 | 510 | LOAD_HANDLER(r10, slb_miss_realmode) |
0ebc4cda BH |
511 | mtctr r10 |
512 | bctr | |
513 | #endif | |
da2bc464 | 514 | EXC_REAL_END(data_access_slb, 0x380, 0x400) |
0ebc4cda | 515 | |
2b9af6e4 NP |
516 | EXC_VIRT_BEGIN(data_access_slb, 0x4380, 0x4400) |
517 | SET_SCRATCH0(r13) | |
518 | EXCEPTION_PROLOG_0(PACA_EXSLB) | |
519 | EXCEPTION_PROLOG_1(PACA_EXSLB, NOTEST, 0x380) | |
520 | std r3,PACA_EXSLB+EX_R3(r13) | |
521 | mfspr r3,SPRN_DAR | |
522 | mfspr r12,SPRN_SRR1 | |
523 | crset 4*cr6+eq | |
524 | #ifndef CONFIG_RELOCATABLE | |
525 | b slb_miss_realmode | |
526 | #else | |
527 | /* | |
528 | * We can't just use a direct branch to slb_miss_realmode | |
529 | * because the distance from here to there depends on where | |
530 | * the kernel ends up being put. | |
531 | */ | |
532 | mfctr r11 | |
533 | LOAD_HANDLER(r10, slb_miss_realmode) | |
534 | mtctr r10 | |
535 | bctr | |
536 | #endif | |
537 | EXC_VIRT_END(data_access_slb, 0x4380, 0x4400) | |
538 | TRAMP_KVM_SKIP(PACA_EXSLB, 0x380) | |
539 | ||
540 | ||
da2bc464 | 541 | EXC_REAL(instruction_access, 0x400, 0x480) |
27ce77df NP |
542 | EXC_VIRT(instruction_access, 0x4400, 0x4480, 0x400) |
543 | TRAMP_KVM(PACA_EXGEN, 0x400) | |
544 | ||
545 | EXC_COMMON_BEGIN(instruction_access_common) | |
546 | EXCEPTION_PROLOG_COMMON(0x400, PACA_EXGEN) | |
547 | RECONCILE_IRQ_STATE(r10, r11) | |
548 | ld r12,_MSR(r1) | |
549 | ld r3,_NIP(r1) | |
550 | andis. r4,r12,0x5820 | |
551 | li r5,0x400 | |
552 | std r3,_DAR(r1) | |
553 | std r4,_DSISR(r1) | |
554 | BEGIN_MMU_FTR_SECTION | |
555 | b do_hash_page /* Try to handle as hpte fault */ | |
556 | MMU_FTR_SECTION_ELSE | |
557 | b handle_page_fault | |
558 | ALT_MMU_FTR_SECTION_END_IFCLR(MMU_FTR_TYPE_RADIX) | |
559 | ||
0ebc4cda | 560 | |
da2bc464 | 561 | EXC_REAL_BEGIN(instruction_access_slb, 0x480, 0x500) |
673b189a | 562 | SET_SCRATCH0(r13) |
1707dd16 | 563 | EXCEPTION_PROLOG_0(PACA_EXSLB) |
da2bc464 | 564 | EXCEPTION_PROLOG_1(PACA_EXSLB, KVMTEST_PR, 0x480) |
0ebc4cda BH |
565 | std r3,PACA_EXSLB+EX_R3(r13) |
566 | mfspr r3,SPRN_SRR0 /* SRR0 is faulting address */ | |
b01c8b54 | 567 | mfspr r12,SPRN_SRR1 |
f0f558b1 | 568 | crclr 4*cr6+eq |
0ebc4cda | 569 | #ifndef CONFIG_RELOCATABLE |
b1576fec | 570 | b slb_miss_realmode |
0ebc4cda BH |
571 | #else |
572 | mfctr r11 | |
ad0289e4 | 573 | LOAD_HANDLER(r10, slb_miss_realmode) |
0ebc4cda BH |
574 | mtctr r10 |
575 | bctr | |
576 | #endif | |
da2bc464 | 577 | EXC_REAL_END(instruction_access_slb, 0x480, 0x500) |
0ebc4cda | 578 | |
8d04631a NP |
579 | EXC_VIRT_BEGIN(instruction_access_slb, 0x4480, 0x4500) |
580 | SET_SCRATCH0(r13) | |
581 | EXCEPTION_PROLOG_0(PACA_EXSLB) | |
582 | EXCEPTION_PROLOG_1(PACA_EXSLB, NOTEST, 0x480) | |
583 | std r3,PACA_EXSLB+EX_R3(r13) | |
584 | mfspr r3,SPRN_SRR0 /* SRR0 is faulting address */ | |
585 | mfspr r12,SPRN_SRR1 | |
586 | crclr 4*cr6+eq | |
587 | #ifndef CONFIG_RELOCATABLE | |
588 | b slb_miss_realmode | |
589 | #else | |
590 | mfctr r11 | |
591 | LOAD_HANDLER(r10, slb_miss_realmode) | |
592 | mtctr r10 | |
593 | bctr | |
594 | #endif | |
595 | EXC_VIRT_END(instruction_access_slb, 0x4480, 0x4500) | |
596 | TRAMP_KVM(PACA_EXSLB, 0x480) | |
597 | ||
598 | ||
599 | /* This handler is used by both 0x380 and 0x480 slb miss interrupts */ | |
600 | EXC_COMMON_BEGIN(slb_miss_realmode) | |
601 | /* | |
602 | * r13 points to the PACA, r9 contains the saved CR, | |
603 | * r12 contain the saved SRR1, SRR0 is still ready for return | |
604 | * r3 has the faulting address | |
605 | * r9 - r13 are saved in paca->exslb. | |
606 | * r3 is saved in paca->slb_r3 | |
607 | * cr6.eq is set for a D-SLB miss, clear for a I-SLB miss | |
608 | * We assume we aren't going to take any exceptions during this | |
609 | * procedure. | |
610 | */ | |
611 | mflr r10 | |
612 | #ifdef CONFIG_RELOCATABLE | |
613 | mtctr r11 | |
614 | #endif | |
615 | ||
616 | stw r9,PACA_EXSLB+EX_CCR(r13) /* save CR in exc. frame */ | |
617 | std r10,PACA_EXSLB+EX_LR(r13) /* save LR */ | |
618 | std r3,PACA_EXSLB+EX_DAR(r13) | |
619 | ||
620 | crset 4*cr0+eq | |
621 | #ifdef CONFIG_PPC_STD_MMU_64 | |
622 | BEGIN_MMU_FTR_SECTION | |
623 | bl slb_allocate_realmode | |
624 | END_MMU_FTR_SECTION_IFCLR(MMU_FTR_TYPE_RADIX) | |
625 | #endif | |
626 | ||
627 | ld r10,PACA_EXSLB+EX_LR(r13) | |
628 | ld r3,PACA_EXSLB+EX_R3(r13) | |
629 | lwz r9,PACA_EXSLB+EX_CCR(r13) /* get saved CR */ | |
630 | mtlr r10 | |
631 | ||
632 | beq 8f /* if bad address, make full stack frame */ | |
633 | ||
634 | andi. r10,r12,MSR_RI /* check for unrecoverable exception */ | |
635 | beq- 2f | |
636 | ||
637 | /* All done -- return from exception. */ | |
638 | ||
639 | .machine push | |
640 | .machine "power4" | |
641 | mtcrf 0x80,r9 | |
642 | mtcrf 0x02,r9 /* I/D indication is in cr6 */ | |
643 | mtcrf 0x01,r9 /* slb_allocate uses cr0 and cr7 */ | |
644 | .machine pop | |
645 | ||
646 | RESTORE_PPR_PACA(PACA_EXSLB, r9) | |
647 | ld r9,PACA_EXSLB+EX_R9(r13) | |
648 | ld r10,PACA_EXSLB+EX_R10(r13) | |
649 | ld r11,PACA_EXSLB+EX_R11(r13) | |
650 | ld r12,PACA_EXSLB+EX_R12(r13) | |
651 | ld r13,PACA_EXSLB+EX_R13(r13) | |
652 | rfid | |
653 | b . /* prevent speculative execution */ | |
654 | ||
655 | 2: mfspr r11,SPRN_SRR0 | |
656 | LOAD_HANDLER(r10,unrecov_slb) | |
657 | mtspr SPRN_SRR0,r10 | |
658 | ld r10,PACAKMSR(r13) | |
659 | mtspr SPRN_SRR1,r10 | |
660 | rfid | |
661 | b . | |
662 | ||
663 | 8: mfspr r11,SPRN_SRR0 | |
664 | LOAD_HANDLER(r10,bad_addr_slb) | |
665 | mtspr SPRN_SRR0,r10 | |
666 | ld r10,PACAKMSR(r13) | |
667 | mtspr SPRN_SRR1,r10 | |
668 | rfid | |
669 | b . | |
670 | ||
671 | EXC_COMMON_BEGIN(unrecov_slb) | |
672 | EXCEPTION_PROLOG_COMMON(0x4100, PACA_EXSLB) | |
673 | RECONCILE_IRQ_STATE(r10, r11) | |
674 | bl save_nvgprs | |
675 | 1: addi r3,r1,STACK_FRAME_OVERHEAD | |
676 | bl unrecoverable_exception | |
677 | b 1b | |
678 | ||
679 | EXC_COMMON_BEGIN(bad_addr_slb) | |
680 | EXCEPTION_PROLOG_COMMON(0x380, PACA_EXSLB) | |
681 | RECONCILE_IRQ_STATE(r10, r11) | |
682 | ld r3, PACA_EXSLB+EX_DAR(r13) | |
683 | std r3, _DAR(r1) | |
684 | beq cr6, 2f | |
685 | li r10, 0x480 /* fix trap number for I-SLB miss */ | |
686 | std r10, _TRAP(r1) | |
687 | 2: bl save_nvgprs | |
688 | addi r3, r1, STACK_FRAME_OVERHEAD | |
689 | bl slb_miss_bad_addr | |
690 | b ret_from_except | |
691 | ||
da2bc464 | 692 | EXC_REAL_BEGIN(hardware_interrupt, 0x500, 0x600) |
b3e6b5df | 693 | .globl hardware_interrupt_hv; |
b3e6b5df | 694 | hardware_interrupt_hv: |
a5d4f3ad | 695 | BEGIN_FTR_SECTION |
da2bc464 | 696 | _MASKABLE_EXCEPTION_PSERIES(0x500, hardware_interrupt_common, |
b01c8b54 | 697 | EXC_HV, SOFTEN_TEST_HV) |
da2bc464 | 698 | do_kvm_H0x500: |
b01c8b54 | 699 | KVM_HANDLER(PACA_EXGEN, EXC_HV, 0x502) |
de56a948 | 700 | FTR_SECTION_ELSE |
da2bc464 | 701 | _MASKABLE_EXCEPTION_PSERIES(0x500, hardware_interrupt_common, |
31a40e2b | 702 | EXC_STD, SOFTEN_TEST_PR) |
da2bc464 | 703 | do_kvm_0x500: |
de56a948 | 704 | KVM_HANDLER(PACA_EXGEN, EXC_STD, 0x500) |
969391c5 | 705 | ALT_FTR_SECTION_END_IFSET(CPU_FTR_HVMODE | CPU_FTR_ARCH_206) |
da2bc464 ME |
706 | EXC_REAL_END(hardware_interrupt, 0x500, 0x600) |
707 | ||
c138e588 NP |
708 | EXC_VIRT_BEGIN(hardware_interrupt, 0x4500, 0x4600) |
709 | .globl hardware_interrupt_relon_hv; | |
710 | hardware_interrupt_relon_hv: | |
711 | BEGIN_FTR_SECTION | |
712 | _MASKABLE_RELON_EXCEPTION_PSERIES(0x500, hardware_interrupt_common, EXC_HV, SOFTEN_TEST_HV) | |
713 | FTR_SECTION_ELSE | |
714 | _MASKABLE_RELON_EXCEPTION_PSERIES(0x500, hardware_interrupt_common, EXC_STD, SOFTEN_TEST_PR) | |
715 | ALT_FTR_SECTION_END_IFSET(CPU_FTR_HVMODE) | |
716 | EXC_VIRT_END(hardware_interrupt, 0x4500, 0x4600) | |
717 | ||
718 | EXC_COMMON_ASYNC(hardware_interrupt_common, 0x500, do_IRQ) | |
719 | ||
720 | ||
da2bc464 | 721 | EXC_REAL(alignment, 0x600, 0x700) |
f9aa6714 | 722 | EXC_VIRT(alignment, 0x4600, 0x4700, 0x600) |
da2bc464 | 723 | TRAMP_KVM(PACA_EXGEN, 0x600) |
f9aa6714 NP |
724 | EXC_COMMON_BEGIN(alignment_common) |
725 | mfspr r10,SPRN_DAR | |
726 | std r10,PACA_EXGEN+EX_DAR(r13) | |
727 | mfspr r10,SPRN_DSISR | |
728 | stw r10,PACA_EXGEN+EX_DSISR(r13) | |
729 | EXCEPTION_PROLOG_COMMON(0x600, PACA_EXGEN) | |
730 | ld r3,PACA_EXGEN+EX_DAR(r13) | |
731 | lwz r4,PACA_EXGEN+EX_DSISR(r13) | |
732 | std r3,_DAR(r1) | |
733 | std r4,_DSISR(r1) | |
734 | bl save_nvgprs | |
735 | RECONCILE_IRQ_STATE(r10, r11) | |
736 | addi r3,r1,STACK_FRAME_OVERHEAD | |
737 | bl alignment_exception | |
738 | b ret_from_except | |
739 | ||
da2bc464 ME |
740 | |
741 | EXC_REAL(program_check, 0x700, 0x800) | |
11e87346 | 742 | EXC_VIRT(program_check, 0x4700, 0x4800, 0x700) |
da2bc464 | 743 | TRAMP_KVM(PACA_EXGEN, 0x700) |
11e87346 NP |
744 | EXC_COMMON_BEGIN(program_check_common) |
745 | EXCEPTION_PROLOG_COMMON(0x700, PACA_EXGEN) | |
746 | bl save_nvgprs | |
747 | RECONCILE_IRQ_STATE(r10, r11) | |
748 | addi r3,r1,STACK_FRAME_OVERHEAD | |
749 | bl program_check_exception | |
750 | b ret_from_except | |
751 | ||
b01c8b54 | 752 | |
da2bc464 | 753 | EXC_REAL(fp_unavailable, 0x800, 0x900) |
c78d9b97 | 754 | EXC_VIRT(fp_unavailable, 0x4800, 0x4900, 0x800) |
da2bc464 | 755 | TRAMP_KVM(PACA_EXGEN, 0x800) |
c78d9b97 NP |
756 | EXC_COMMON_BEGIN(fp_unavailable_common) |
757 | EXCEPTION_PROLOG_COMMON(0x800, PACA_EXGEN) | |
758 | bne 1f /* if from user, just load it up */ | |
759 | bl save_nvgprs | |
760 | RECONCILE_IRQ_STATE(r10, r11) | |
761 | addi r3,r1,STACK_FRAME_OVERHEAD | |
762 | bl kernel_fp_unavailable_exception | |
763 | BUG_OPCODE | |
764 | 1: | |
765 | #ifdef CONFIG_PPC_TRANSACTIONAL_MEM | |
766 | BEGIN_FTR_SECTION | |
767 | /* Test if 2 TM state bits are zero. If non-zero (ie. userspace was in | |
768 | * transaction), go do TM stuff | |
769 | */ | |
770 | rldicl. r0, r12, (64-MSR_TS_LG), (64-2) | |
771 | bne- 2f | |
772 | END_FTR_SECTION_IFSET(CPU_FTR_TM) | |
773 | #endif | |
774 | bl load_up_fpu | |
775 | b fast_exception_return | |
776 | #ifdef CONFIG_PPC_TRANSACTIONAL_MEM | |
777 | 2: /* User process was in a transaction */ | |
778 | bl save_nvgprs | |
779 | RECONCILE_IRQ_STATE(r10, r11) | |
780 | addi r3,r1,STACK_FRAME_OVERHEAD | |
781 | bl fp_unavailable_tm | |
782 | b ret_from_except | |
783 | #endif | |
784 | ||
a5d4f3ad | 785 | |
da2bc464 | 786 | EXC_REAL_MASKABLE(decrementer, 0x900, 0x980) |
39c0da57 NP |
787 | EXC_VIRT_MASKABLE(decrementer, 0x4900, 0x4980, 0x900) |
788 | TRAMP_KVM(PACA_EXGEN, 0x900) | |
789 | EXC_COMMON_ASYNC(decrementer_common, 0x900, timer_interrupt) | |
790 | ||
a485c709 | 791 | |
da2bc464 | 792 | EXC_REAL_HV(hdecrementer, 0x980, 0xa00) |
facc6d74 NP |
793 | EXC_VIRT_HV(hdecrementer, 0x4980, 0x4a00, 0x980) |
794 | TRAMP_KVM_HV(PACA_EXGEN, 0x980) | |
795 | EXC_COMMON(hdecrementer_common, 0x980, hdec_interrupt) | |
796 | ||
a5d4f3ad | 797 | |
da2bc464 | 798 | EXC_REAL_MASKABLE(doorbell_super, 0xa00, 0xb00) |
ca243163 | 799 | EXC_VIRT_MASKABLE(doorbell_super, 0x4a00, 0x4b00, 0xa00) |
da2bc464 | 800 | TRAMP_KVM(PACA_EXGEN, 0xa00) |
ca243163 NP |
801 | #ifdef CONFIG_PPC_DOORBELL |
802 | EXC_COMMON_ASYNC(doorbell_super_common, 0xa00, doorbell_exception) | |
803 | #else | |
804 | EXC_COMMON_ASYNC(doorbell_super_common, 0xa00, unknown_exception) | |
805 | #endif | |
806 | ||
0ebc4cda | 807 | |
da2bc464 | 808 | EXC_REAL(trap_0b, 0xb00, 0xc00) |
341215dc | 809 | EXC_VIRT(trap_0b, 0x4b00, 0x4c00, 0xb00) |
da2bc464 | 810 | TRAMP_KVM(PACA_EXGEN, 0xb00) |
341215dc NP |
811 | EXC_COMMON(trap_0b_common, 0xb00, unknown_exception) |
812 | ||
da2bc464 | 813 | |
d807ad37 NP |
814 | #define LOAD_SYSCALL_HANDLER(reg) \ |
815 | ld reg,PACAKBASE(r13); \ | |
816 | ori reg,reg,(ABS_ADDR(system_call_common))@l; | |
817 | ||
818 | /* Syscall routine is used twice, in reloc-off and reloc-on paths */ | |
819 | #define SYSCALL_PSERIES_1 \ | |
820 | BEGIN_FTR_SECTION \ | |
821 | cmpdi r0,0x1ebe ; \ | |
822 | beq- 1f ; \ | |
823 | END_FTR_SECTION_IFSET(CPU_FTR_REAL_LE) \ | |
824 | mr r9,r13 ; \ | |
825 | GET_PACA(r13) ; \ | |
826 | mfspr r11,SPRN_SRR0 ; \ | |
827 | 0: | |
828 | ||
829 | #define SYSCALL_PSERIES_2_RFID \ | |
830 | mfspr r12,SPRN_SRR1 ; \ | |
831 | LOAD_SYSCALL_HANDLER(r10) ; \ | |
832 | mtspr SPRN_SRR0,r10 ; \ | |
833 | ld r10,PACAKMSR(r13) ; \ | |
834 | mtspr SPRN_SRR1,r10 ; \ | |
835 | rfid ; \ | |
836 | b . ; /* prevent speculative execution */ | |
837 | ||
838 | #define SYSCALL_PSERIES_3 \ | |
839 | /* Fast LE/BE switch system call */ \ | |
840 | 1: mfspr r12,SPRN_SRR1 ; \ | |
841 | xori r12,r12,MSR_LE ; \ | |
842 | mtspr SPRN_SRR1,r12 ; \ | |
843 | rfid ; /* return to userspace */ \ | |
844 | b . ; /* prevent speculative execution */ | |
845 | ||
846 | #if defined(CONFIG_RELOCATABLE) | |
847 | /* | |
848 | * We can't branch directly so we do it via the CTR which | |
849 | * is volatile across system calls. | |
850 | */ | |
851 | #define SYSCALL_PSERIES_2_DIRECT \ | |
852 | LOAD_SYSCALL_HANDLER(r12) ; \ | |
853 | mtctr r12 ; \ | |
854 | mfspr r12,SPRN_SRR1 ; \ | |
855 | li r10,MSR_RI ; \ | |
856 | mtmsrd r10,1 ; \ | |
857 | bctr ; | |
858 | #else | |
859 | /* We can branch directly */ | |
860 | #define SYSCALL_PSERIES_2_DIRECT \ | |
861 | mfspr r12,SPRN_SRR1 ; \ | |
862 | li r10,MSR_RI ; \ | |
863 | mtmsrd r10,1 ; /* Set RI (EE=0) */ \ | |
864 | b system_call_common ; | |
865 | #endif | |
866 | ||
da2bc464 | 867 | EXC_REAL_BEGIN(system_call, 0xc00, 0xd00) |
8b91a255 SW |
868 | /* |
869 | * If CONFIG_KVM_BOOK3S_64_HANDLER is set, save the PPR (on systems | |
870 | * that support it) before changing to HMT_MEDIUM. That allows the KVM | |
871 | * code to save that value into the guest state (it is the guest's PPR | |
872 | * value). Otherwise just change to HMT_MEDIUM as userspace has | |
873 | * already saved the PPR. | |
874 | */ | |
b01c8b54 PM |
875 | #ifdef CONFIG_KVM_BOOK3S_64_HANDLER |
876 | SET_SCRATCH0(r13) | |
877 | GET_PACA(r13) | |
878 | std r9,PACA_EXGEN+EX_R9(r13) | |
8b91a255 SW |
879 | OPT_GET_SPR(r9, SPRN_PPR, CPU_FTR_HAS_PPR); |
880 | HMT_MEDIUM; | |
b01c8b54 | 881 | std r10,PACA_EXGEN+EX_R10(r13) |
8b91a255 | 882 | OPT_SAVE_REG_TO_PACA(PACA_EXGEN+EX_PPR, r9, CPU_FTR_HAS_PPR); |
b01c8b54 | 883 | mfcr r9 |
da2bc464 | 884 | KVMTEST_PR(0xc00) |
b01c8b54 | 885 | GET_SCRATCH0(r13) |
8b91a255 SW |
886 | #else |
887 | HMT_MEDIUM; | |
b01c8b54 | 888 | #endif |
742415d6 MN |
889 | SYSCALL_PSERIES_1 |
890 | SYSCALL_PSERIES_2_RFID | |
891 | SYSCALL_PSERIES_3 | |
da2bc464 ME |
892 | EXC_REAL_END(system_call, 0xc00, 0xd00) |
893 | ||
d807ad37 NP |
894 | EXC_VIRT_BEGIN(system_call, 0x4c00, 0x4d00) |
895 | HMT_MEDIUM | |
896 | SYSCALL_PSERIES_1 | |
897 | SYSCALL_PSERIES_2_DIRECT | |
898 | SYSCALL_PSERIES_3 | |
899 | EXC_VIRT_END(system_call, 0x4c00, 0x4d00) | |
900 | ||
da2bc464 ME |
901 | TRAMP_KVM(PACA_EXGEN, 0xc00) |
902 | ||
d807ad37 | 903 | |
da2bc464 | 904 | EXC_REAL(single_step, 0xd00, 0xe00) |
bc6675c6 | 905 | EXC_VIRT(single_step, 0x4d00, 0x4e00, 0xd00) |
da2bc464 | 906 | TRAMP_KVM(PACA_EXGEN, 0xd00) |
bc6675c6 | 907 | EXC_COMMON(single_step_common, 0xd00, single_step_exception) |
b01c8b54 | 908 | |
b3e6b5df | 909 | |
da2bc464 | 910 | __EXC_REAL_OOL_HV(h_data_storage, 0xe00, 0xe20) |
f5c32c1d NP |
911 | __TRAMP_REAL_REAL_OOL_HV(h_data_storage, 0xe00) |
912 | EXC_VIRT_BEGIN(unused, 0x4e00, 0x4e20) | |
913 | b . /* Can't happen, see v2.07 Book III-S section 6.5 */ | |
914 | EXC_VIRT_END(unused, 0x4e00, 0x4e20) | |
915 | TRAMP_KVM_HV_SKIP(PACA_EXGEN, 0xe00) | |
916 | EXC_COMMON_BEGIN(h_data_storage_common) | |
917 | mfspr r10,SPRN_HDAR | |
918 | std r10,PACA_EXGEN+EX_DAR(r13) | |
919 | mfspr r10,SPRN_HDSISR | |
920 | stw r10,PACA_EXGEN+EX_DSISR(r13) | |
921 | EXCEPTION_PROLOG_COMMON(0xe00, PACA_EXGEN) | |
922 | bl save_nvgprs | |
923 | RECONCILE_IRQ_STATE(r10, r11) | |
924 | addi r3,r1,STACK_FRAME_OVERHEAD | |
925 | bl unknown_exception | |
926 | b ret_from_except | |
927 | EXC_COMMON(trap_0e_common, 0xe00, unknown_exception) | |
928 | ||
1707dd16 | 929 | |
da2bc464 | 930 | __EXC_REAL_OOL_HV(h_instr_storage, 0xe20, 0xe40) |
82517cab NP |
931 | __TRAMP_REAL_REAL_OOL_HV(h_instr_storage, 0xe20) |
932 | EXC_VIRT_BEGIN(unused, 0x4e20, 0x4e40) | |
933 | b . /* Can't happen, see v2.07 Book III-S section 6.5 */ | |
934 | EXC_VIRT_END(unused, 0x4e20, 0x4e40) | |
935 | TRAMP_KVM_HV(PACA_EXGEN, 0xe20) | |
936 | EXC_COMMON(h_instr_storage_common, 0xe20, unknown_exception) | |
937 | ||
1707dd16 | 938 | |
da2bc464 | 939 | __EXC_REAL_OOL_HV(emulation_assist, 0xe40, 0xe60) |
031b4026 NP |
940 | __TRAMP_REAL_REAL_OOL_HV(emulation_assist, 0xe40) |
941 | __EXC_VIRT_OOL_HV(emulation_assist, 0x4e40, 0x4e60) | |
942 | __TRAMP_REAL_VIRT_OOL_HV(emulation_assist, 0xe40) | |
943 | TRAMP_KVM_HV(PACA_EXGEN, 0xe40) | |
944 | EXC_COMMON(emulation_assist_common, 0xe40, emulation_assist_interrupt) | |
945 | ||
1707dd16 | 946 | |
da2bc464 | 947 | __EXC_REAL_OOL_HV_DIRECT(hmi_exception, 0xe60, 0xe80, hmi_exception_early) |
62f9b03b NP |
948 | __TRAMP_REAL_REAL_OOL_MASKABLE_HV(hmi_exception, 0xe60) |
949 | EXC_VIRT_BEGIN(unused, 0x4e60, 0x4e80) | |
950 | b . /* Can't happen, see v2.07 Book III-S section 6.5 */ | |
951 | EXC_VIRT_END(unused, 0x4e60, 0x4e80) | |
952 | TRAMP_KVM_HV(PACA_EXGEN, 0xe60) | |
953 | TRAMP_REAL_BEGIN(hmi_exception_early) | |
954 | EXCEPTION_PROLOG_1(PACA_EXGEN, KVMTEST_HV, 0xe60) | |
955 | mr r10,r1 /* Save r1 */ | |
956 | ld r1,PACAEMERGSP(r13) /* Use emergency stack */ | |
957 | subi r1,r1,INT_FRAME_SIZE /* alloc stack frame */ | |
958 | std r9,_CCR(r1) /* save CR in stackframe */ | |
959 | mfspr r11,SPRN_HSRR0 /* Save HSRR0 */ | |
960 | std r11,_NIP(r1) /* save HSRR0 in stackframe */ | |
961 | mfspr r12,SPRN_HSRR1 /* Save SRR1 */ | |
962 | std r12,_MSR(r1) /* save SRR1 in stackframe */ | |
963 | std r10,0(r1) /* make stack chain pointer */ | |
964 | std r0,GPR0(r1) /* save r0 in stackframe */ | |
965 | std r10,GPR1(r1) /* save r1 in stackframe */ | |
966 | EXCEPTION_PROLOG_COMMON_2(PACA_EXGEN) | |
967 | EXCEPTION_PROLOG_COMMON_3(0xe60) | |
968 | addi r3,r1,STACK_FRAME_OVERHEAD | |
969 | bl hmi_exception_realmode | |
970 | /* Windup the stack. */ | |
971 | /* Move original HSRR0 and HSRR1 into the respective regs */ | |
972 | ld r9,_MSR(r1) | |
973 | mtspr SPRN_HSRR1,r9 | |
974 | ld r3,_NIP(r1) | |
975 | mtspr SPRN_HSRR0,r3 | |
976 | ld r9,_CTR(r1) | |
977 | mtctr r9 | |
978 | ld r9,_XER(r1) | |
979 | mtxer r9 | |
980 | ld r9,_LINK(r1) | |
981 | mtlr r9 | |
982 | REST_GPR(0, r1) | |
983 | REST_8GPRS(2, r1) | |
984 | REST_GPR(10, r1) | |
985 | ld r11,_CCR(r1) | |
986 | mtcr r11 | |
987 | REST_GPR(11, r1) | |
988 | REST_2GPRS(12, r1) | |
989 | /* restore original r1. */ | |
990 | ld r1,GPR1(r1) | |
991 | ||
992 | /* | |
993 | * Go to virtual mode and pull the HMI event information from | |
994 | * firmware. | |
995 | */ | |
996 | .globl hmi_exception_after_realmode | |
997 | hmi_exception_after_realmode: | |
998 | SET_SCRATCH0(r13) | |
999 | EXCEPTION_PROLOG_0(PACA_EXGEN) | |
1000 | b tramp_real_hmi_exception | |
1001 | ||
1002 | EXC_COMMON_ASYNC(hmi_exception_common, 0xe60, handle_hmi_exception) | |
1003 | ||
1707dd16 | 1004 | |
da2bc464 | 1005 | __EXC_REAL_OOL_MASKABLE_HV(h_doorbell, 0xe80, 0xea0) |
9bcb81bf NP |
1006 | __TRAMP_REAL_REAL_OOL_MASKABLE_HV(h_doorbell, 0xe80) |
1007 | __EXC_VIRT_OOL_MASKABLE_HV(h_doorbell, 0x4e80, 0x4ea0) | |
1008 | __TRAMP_REAL_VIRT_OOL_MASKABLE_HV(h_doorbell, 0xe80) | |
1009 | TRAMP_KVM_HV(PACA_EXGEN, 0xe80) | |
1010 | #ifdef CONFIG_PPC_DOORBELL | |
1011 | EXC_COMMON_ASYNC(h_doorbell_common, 0xe80, doorbell_exception) | |
1012 | #else | |
1013 | EXC_COMMON_ASYNC(h_doorbell_common, 0xe80, unknown_exception) | |
1014 | #endif | |
1015 | ||
0ebc4cda | 1016 | |
da2bc464 | 1017 | __EXC_REAL_OOL_MASKABLE_HV(h_virt_irq, 0xea0, 0xec0) |
74408776 NP |
1018 | __TRAMP_REAL_REAL_OOL_MASKABLE_HV(h_virt_irq, 0xea0) |
1019 | __EXC_VIRT_OOL_MASKABLE_HV(h_virt_irq, 0x4ea0, 0x4ec0) | |
1020 | __TRAMP_REAL_VIRT_OOL_MASKABLE_HV(h_virt_irq, 0xea0) | |
1021 | TRAMP_KVM_HV(PACA_EXGEN, 0xea0) | |
1022 | EXC_COMMON_ASYNC(h_virt_irq_common, 0xea0, do_IRQ) | |
1023 | ||
9baaef0a | 1024 | |
da2bc464 | 1025 | EXC_REAL_NONE(0xec0, 0xf00) |
bda7fea2 NP |
1026 | EXC_VIRT_NONE(0x4ec0, 0x4f00) |
1027 | ||
0ebc4cda | 1028 | |
da2bc464 | 1029 | __EXC_REAL_OOL(performance_monitor, 0xf00, 0xf20) |
b1c7f150 NP |
1030 | __TRAMP_REAL_REAL_OOL(performance_monitor, 0xf00) |
1031 | __EXC_VIRT_OOL(performance_monitor, 0x4f00, 0x4f20) | |
1032 | __TRAMP_REAL_VIRT_OOL(performance_monitor, 0xf00) | |
1033 | TRAMP_KVM(PACA_EXGEN, 0xf00) | |
1034 | EXC_COMMON_ASYNC(performance_monitor_common, 0xf00, performance_monitor_exception) | |
1035 | ||
0ebc4cda | 1036 | |
da2bc464 | 1037 | __EXC_REAL_OOL(altivec_unavailable, 0xf20, 0xf40) |
d1a0ca9c NP |
1038 | __TRAMP_REAL_REAL_OOL(altivec_unavailable, 0xf20) |
1039 | __EXC_VIRT_OOL(altivec_unavailable, 0x4f20, 0x4f40) | |
1040 | __TRAMP_REAL_VIRT_OOL(altivec_unavailable, 0xf20) | |
1041 | TRAMP_KVM(PACA_EXGEN, 0xf20) | |
1042 | EXC_COMMON_BEGIN(altivec_unavailable_common) | |
1043 | EXCEPTION_PROLOG_COMMON(0xf20, PACA_EXGEN) | |
1044 | #ifdef CONFIG_ALTIVEC | |
1045 | BEGIN_FTR_SECTION | |
1046 | beq 1f | |
1047 | #ifdef CONFIG_PPC_TRANSACTIONAL_MEM | |
1048 | BEGIN_FTR_SECTION_NESTED(69) | |
1049 | /* Test if 2 TM state bits are zero. If non-zero (ie. userspace was in | |
1050 | * transaction), go do TM stuff | |
1051 | */ | |
1052 | rldicl. r0, r12, (64-MSR_TS_LG), (64-2) | |
1053 | bne- 2f | |
1054 | END_FTR_SECTION_NESTED(CPU_FTR_TM, CPU_FTR_TM, 69) | |
1055 | #endif | |
1056 | bl load_up_altivec | |
1057 | b fast_exception_return | |
1058 | #ifdef CONFIG_PPC_TRANSACTIONAL_MEM | |
1059 | 2: /* User process was in a transaction */ | |
1060 | bl save_nvgprs | |
1061 | RECONCILE_IRQ_STATE(r10, r11) | |
1062 | addi r3,r1,STACK_FRAME_OVERHEAD | |
1063 | bl altivec_unavailable_tm | |
1064 | b ret_from_except | |
1065 | #endif | |
1066 | 1: | |
1067 | END_FTR_SECTION_IFSET(CPU_FTR_ALTIVEC) | |
1068 | #endif | |
1069 | bl save_nvgprs | |
1070 | RECONCILE_IRQ_STATE(r10, r11) | |
1071 | addi r3,r1,STACK_FRAME_OVERHEAD | |
1072 | bl altivec_unavailable_exception | |
1073 | b ret_from_except | |
1074 | ||
0ebc4cda | 1075 | |
da2bc464 ME |
1076 | __EXC_REAL_OOL(vsx_unavailable, 0xf40, 0xf60) |
1077 | ||
1078 | __EXC_REAL_OOL(facility_unavailable, 0xf60, 0xf80) | |
1079 | ||
1080 | __EXC_REAL_OOL_HV(h_facility_unavailable, 0xf80, 0xfa0) | |
1081 | ||
1082 | EXC_REAL_NONE(0xfa0, 0x1200) | |
d0c0c9a1 | 1083 | |
0ebc4cda | 1084 | #ifdef CONFIG_CBE_RAS |
da2bc464 ME |
1085 | EXC_REAL_HV(cbe_system_error, 0x1200, 0x1300) |
1086 | ||
1087 | TRAMP_KVM_HV_SKIP(PACA_EXGEN, 0x1200) | |
1088 | ||
1089 | #else /* CONFIG_CBE_RAS */ | |
1090 | EXC_REAL_NONE(0x1200, 0x1300) | |
1091 | #endif | |
b01c8b54 | 1092 | |
da2bc464 | 1093 | EXC_REAL(instruction_breakpoint, 0x1300, 0x1400) |
b01c8b54 | 1094 | |
da2bc464 ME |
1095 | TRAMP_KVM_SKIP(PACA_EXGEN, 0x1300) |
1096 | ||
1097 | EXC_REAL_BEGIN(denorm_exception_hv, 0x1500, 0x1600) | |
b92a66a6 | 1098 | mtspr SPRN_SPRG_HSCRATCH0,r13 |
1707dd16 | 1099 | EXCEPTION_PROLOG_0(PACA_EXGEN) |
630573c1 | 1100 | EXCEPTION_PROLOG_1(PACA_EXGEN, NOTEST, 0x1500) |
b92a66a6 MN |
1101 | |
1102 | #ifdef CONFIG_PPC_DENORMALISATION | |
1103 | mfspr r10,SPRN_HSRR1 | |
1104 | mfspr r11,SPRN_HSRR0 /* save HSRR0 */ | |
afcf0095 NP |
1105 | andis. r10,r10,(HSRR1_DENORM)@h /* denorm? */ |
1106 | addi r11,r11,-4 /* HSRR0 is next instruction */ | |
1107 | bne+ denorm_assist | |
1108 | #endif | |
1e9b4507 | 1109 | |
afcf0095 NP |
1110 | KVMTEST_PR(0x1500) |
1111 | EXCEPTION_PROLOG_PSERIES_1(denorm_common, EXC_HV) | |
1112 | EXC_REAL_END(denorm_exception_hv, 0x1500, 0x1600) | |
a74599a5 | 1113 | |
afcf0095 | 1114 | TRAMP_KVM_SKIP(PACA_EXGEN, 0x1500) |
da2bc464 | 1115 | |
afcf0095 NP |
1116 | #ifdef CONFIG_CBE_RAS |
1117 | EXC_REAL_HV(cbe_maintenance, 0x1600, 0x1700) | |
1118 | ||
1119 | TRAMP_KVM_HV_SKIP(PACA_EXGEN, 0x1600) | |
1120 | ||
1121 | #else /* CONFIG_CBE_RAS */ | |
1122 | EXC_REAL_NONE(0x1600, 0x1700) | |
1123 | #endif | |
1124 | ||
1125 | EXC_REAL(altivec_assist, 0x1700, 0x1800) | |
1126 | ||
1127 | TRAMP_KVM(PACA_EXGEN, 0x1700) | |
1128 | ||
1129 | #ifdef CONFIG_CBE_RAS | |
1130 | EXC_REAL_HV(cbe_thermal, 0x1800, 0x1900) | |
1131 | ||
1132 | TRAMP_KVM_HV_SKIP(PACA_EXGEN, 0x1800) | |
1133 | ||
1134 | #else /* CONFIG_CBE_RAS */ | |
1135 | EXC_REAL_NONE(0x1800, 0x1900) | |
1136 | #endif | |
1137 | ||
1138 | ||
1139 | /*** Out of line interrupts support ***/ | |
1140 | ||
1141 | /* moved from 0x200 */ | |
b01c8b54 | 1142 | |
b92a66a6 | 1143 | #ifdef CONFIG_PPC_DENORMALISATION |
da2bc464 | 1144 | TRAMP_REAL_BEGIN(denorm_assist) |
b92a66a6 MN |
1145 | BEGIN_FTR_SECTION |
1146 | /* | |
1147 | * To denormalise we need to move a copy of the register to itself. | |
1148 | * For POWER6 do that here for all FP regs. | |
1149 | */ | |
1150 | mfmsr r10 | |
1151 | ori r10,r10,(MSR_FP|MSR_FE0|MSR_FE1) | |
1152 | xori r10,r10,(MSR_FE0|MSR_FE1) | |
1153 | mtmsrd r10 | |
1154 | sync | |
d7c67fb1 MN |
1155 | |
1156 | #define FMR2(n) fmr (n), (n) ; fmr n+1, n+1 | |
1157 | #define FMR4(n) FMR2(n) ; FMR2(n+2) | |
1158 | #define FMR8(n) FMR4(n) ; FMR4(n+4) | |
1159 | #define FMR16(n) FMR8(n) ; FMR8(n+8) | |
1160 | #define FMR32(n) FMR16(n) ; FMR16(n+16) | |
1161 | FMR32(0) | |
1162 | ||
b92a66a6 MN |
1163 | FTR_SECTION_ELSE |
1164 | /* | |
1165 | * To denormalise we need to move a copy of the register to itself. | |
1166 | * For POWER7 do that here for the first 32 VSX registers only. | |
1167 | */ | |
1168 | mfmsr r10 | |
1169 | oris r10,r10,MSR_VSX@h | |
1170 | mtmsrd r10 | |
1171 | sync | |
d7c67fb1 MN |
1172 | |
1173 | #define XVCPSGNDP2(n) XVCPSGNDP(n,n,n) ; XVCPSGNDP(n+1,n+1,n+1) | |
1174 | #define XVCPSGNDP4(n) XVCPSGNDP2(n) ; XVCPSGNDP2(n+2) | |
1175 | #define XVCPSGNDP8(n) XVCPSGNDP4(n) ; XVCPSGNDP4(n+4) | |
1176 | #define XVCPSGNDP16(n) XVCPSGNDP8(n) ; XVCPSGNDP8(n+8) | |
1177 | #define XVCPSGNDP32(n) XVCPSGNDP16(n) ; XVCPSGNDP16(n+16) | |
1178 | XVCPSGNDP32(0) | |
1179 | ||
b92a66a6 | 1180 | ALT_FTR_SECTION_END_IFCLR(CPU_FTR_ARCH_206) |
fb0fce3e MN |
1181 | |
1182 | BEGIN_FTR_SECTION | |
1183 | b denorm_done | |
1184 | END_FTR_SECTION_IFCLR(CPU_FTR_ARCH_207S) | |
1185 | /* | |
1186 | * To denormalise we need to move a copy of the register to itself. | |
1187 | * For POWER8 we need to do that for all 64 VSX registers | |
1188 | */ | |
1189 | XVCPSGNDP32(32) | |
1190 | denorm_done: | |
b92a66a6 MN |
1191 | mtspr SPRN_HSRR0,r11 |
1192 | mtcrf 0x80,r9 | |
1193 | ld r9,PACA_EXGEN+EX_R9(r13) | |
44e9309f | 1194 | RESTORE_PPR_PACA(PACA_EXGEN, r10) |
630573c1 PM |
1195 | BEGIN_FTR_SECTION |
1196 | ld r10,PACA_EXGEN+EX_CFAR(r13) | |
1197 | mtspr SPRN_CFAR,r10 | |
1198 | END_FTR_SECTION_IFSET(CPU_FTR_CFAR) | |
b92a66a6 MN |
1199 | ld r10,PACA_EXGEN+EX_R10(r13) |
1200 | ld r11,PACA_EXGEN+EX_R11(r13) | |
1201 | ld r12,PACA_EXGEN+EX_R12(r13) | |
1202 | ld r13,PACA_EXGEN+EX_R13(r13) | |
1203 | HRFID | |
1204 | b . | |
1205 | #endif | |
1206 | ||
0ebc4cda | 1207 | /* moved from 0xf00 */ |
da2bc464 ME |
1208 | __TRAMP_REAL_REAL_OOL(vsx_unavailable, 0xf40) |
1209 | TRAMP_KVM(PACA_EXGEN, 0xf40) | |
1210 | ||
1211 | __TRAMP_REAL_REAL_OOL(facility_unavailable, 0xf60) | |
1212 | TRAMP_KVM(PACA_EXGEN, 0xf60) | |
1213 | ||
1214 | __TRAMP_REAL_REAL_OOL_HV(h_facility_unavailable, 0xf80) | |
1215 | TRAMP_KVM_HV(PACA_EXGEN, 0xf80) | |
0ebc4cda BH |
1216 | |
1217 | /* | |
fe9e1d54 IM |
1218 | * An interrupt came in while soft-disabled. We set paca->irq_happened, then: |
1219 | * - If it was a decrementer interrupt, we bump the dec to max and and return. | |
1220 | * - If it was a doorbell we return immediately since doorbells are edge | |
1221 | * triggered and won't automatically refire. | |
0869b6fd MS |
1222 | * - If it was a HMI we return immediately since we handled it in realmode |
1223 | * and it won't refire. | |
fe9e1d54 IM |
1224 | * - else we hard disable and return. |
1225 | * This is called with r10 containing the value to OR to the paca field. | |
0ebc4cda | 1226 | */ |
7230c564 BH |
1227 | #define MASKED_INTERRUPT(_H) \ |
1228 | masked_##_H##interrupt: \ | |
1229 | std r11,PACA_EXGEN+EX_R11(r13); \ | |
1230 | lbz r11,PACAIRQHAPPENED(r13); \ | |
1231 | or r11,r11,r10; \ | |
1232 | stb r11,PACAIRQHAPPENED(r13); \ | |
fe9e1d54 IM |
1233 | cmpwi r10,PACA_IRQ_DEC; \ |
1234 | bne 1f; \ | |
7230c564 BH |
1235 | lis r10,0x7fff; \ |
1236 | ori r10,r10,0xffff; \ | |
1237 | mtspr SPRN_DEC,r10; \ | |
1238 | b 2f; \ | |
fe9e1d54 | 1239 | 1: cmpwi r10,PACA_IRQ_DBELL; \ |
0869b6fd MS |
1240 | beq 2f; \ |
1241 | cmpwi r10,PACA_IRQ_HMI; \ | |
fe9e1d54 IM |
1242 | beq 2f; \ |
1243 | mfspr r10,SPRN_##_H##SRR1; \ | |
7230c564 BH |
1244 | rldicl r10,r10,48,1; /* clear MSR_EE */ \ |
1245 | rotldi r10,r10,16; \ | |
1246 | mtspr SPRN_##_H##SRR1,r10; \ | |
1247 | 2: mtcrf 0x80,r9; \ | |
1248 | ld r9,PACA_EXGEN+EX_R9(r13); \ | |
1249 | ld r10,PACA_EXGEN+EX_R10(r13); \ | |
1250 | ld r11,PACA_EXGEN+EX_R11(r13); \ | |
1251 | GET_SCRATCH0(r13); \ | |
1252 | ##_H##rfid; \ | |
0ebc4cda | 1253 | b . |
57f26649 NP |
1254 | |
1255 | /* | |
1256 | * Real mode exceptions actually use this too, but alternate | |
1257 | * instruction code patches (which end up in the common .text area) | |
1258 | * cannot reach these if they are put there. | |
1259 | */ | |
1260 | USE_FIXED_SECTION(virt_trampolines) | |
7230c564 BH |
1261 | MASKED_INTERRUPT() |
1262 | MASKED_INTERRUPT(H) | |
0ebc4cda | 1263 | |
7230c564 BH |
1264 | /* |
1265 | * Called from arch_local_irq_enable when an interrupt needs | |
fe9e1d54 IM |
1266 | * to be resent. r3 contains 0x500, 0x900, 0xa00 or 0xe80 to indicate |
1267 | * which kind of interrupt. MSR:EE is already off. We generate a | |
7230c564 BH |
1268 | * stackframe like if a real interrupt had happened. |
1269 | * | |
1270 | * Note: While MSR:EE is off, we need to make sure that _MSR | |
1271 | * in the generated frame has EE set to 1 or the exception | |
1272 | * handler will not properly re-enable them. | |
1273 | */ | |
57f26649 | 1274 | USE_TEXT_SECTION() |
7230c564 BH |
1275 | _GLOBAL(__replay_interrupt) |
1276 | /* We are going to jump to the exception common code which | |
1277 | * will retrieve various register values from the PACA which | |
1278 | * we don't give a damn about, so we don't bother storing them. | |
1279 | */ | |
1280 | mfmsr r12 | |
1281 | mflr r11 | |
1282 | mfcr r9 | |
1283 | ori r12,r12,MSR_EE | |
fe9e1d54 IM |
1284 | cmpwi r3,0x900 |
1285 | beq decrementer_common | |
1286 | cmpwi r3,0x500 | |
1287 | beq hardware_interrupt_common | |
1288 | BEGIN_FTR_SECTION | |
1289 | cmpwi r3,0xe80 | |
1290 | beq h_doorbell_common | |
9baaef0a BH |
1291 | cmpwi r3,0xea0 |
1292 | beq h_virt_irq_common | |
fd7bacbc MS |
1293 | cmpwi r3,0xe60 |
1294 | beq hmi_exception_common | |
fe9e1d54 IM |
1295 | FTR_SECTION_ELSE |
1296 | cmpwi r3,0xa00 | |
1297 | beq doorbell_super_common | |
1298 | ALT_FTR_SECTION_END_IFSET(CPU_FTR_HVMODE) | |
1299 | blr | |
a5d4f3ad | 1300 | |
4f6c11db | 1301 | #ifdef CONFIG_KVM_BOOK3S_64_HANDLER |
da2bc464 | 1302 | TRAMP_REAL_BEGIN(kvmppc_skip_interrupt) |
4f6c11db PM |
1303 | /* |
1304 | * Here all GPRs are unchanged from when the interrupt happened | |
1305 | * except for r13, which is saved in SPRG_SCRATCH0. | |
1306 | */ | |
1307 | mfspr r13, SPRN_SRR0 | |
1308 | addi r13, r13, 4 | |
1309 | mtspr SPRN_SRR0, r13 | |
1310 | GET_SCRATCH0(r13) | |
1311 | rfid | |
1312 | b . | |
1313 | ||
da2bc464 | 1314 | TRAMP_REAL_BEGIN(kvmppc_skip_Hinterrupt) |
4f6c11db PM |
1315 | /* |
1316 | * Here all GPRs are unchanged from when the interrupt happened | |
1317 | * except for r13, which is saved in SPRG_SCRATCH0. | |
1318 | */ | |
1319 | mfspr r13, SPRN_HSRR0 | |
1320 | addi r13, r13, 4 | |
1321 | mtspr SPRN_HSRR0, r13 | |
1322 | GET_SCRATCH0(r13) | |
1323 | hrfid | |
1324 | b . | |
1325 | #endif | |
1326 | ||
0ebc4cda | 1327 | /* |
057b6d7e HB |
1328 | * Ensure that any handlers that get invoked from the exception prologs |
1329 | * above are below the first 64KB (0x10000) of the kernel image because | |
1330 | * the prologs assemble the addresses of these handlers using the | |
1331 | * LOAD_HANDLER macro, which uses an ori instruction. | |
0ebc4cda BH |
1332 | */ |
1333 | ||
1334 | /*** Common interrupt handlers ***/ | |
1335 | ||
0ebc4cda | 1336 | |
da2bc464 | 1337 | EXC_COMMON(instruction_breakpoint_common, 0x1300, instruction_breakpoint_exception) |
da2bc464 | 1338 | EXC_COMMON_HV(denorm_common, 0x1500, unknown_exception) |
0ebc4cda | 1339 | #ifdef CONFIG_ALTIVEC |
da2bc464 | 1340 | EXC_COMMON(altivec_assist_common, 0x1700, altivec_assist_exception) |
0ebc4cda | 1341 | #else |
da2bc464 | 1342 | EXC_COMMON(altivec_assist_common, 0x1700, unknown_exception) |
0ebc4cda | 1343 | #endif |
0ebc4cda | 1344 | |
c1fb6816 MN |
1345 | /* |
1346 | * Relocation-on interrupts: A subset of the interrupts can be delivered | |
1347 | * with IR=1/DR=1, if AIL==2 and MSR.HV won't be changed by delivering | |
1348 | * it. Addresses are the same as the original interrupt addresses, but | |
1349 | * offset by 0xc000000000004000. | |
1350 | * It's impossible to receive interrupts below 0x300 via this mechanism. | |
1351 | * KVM: None of these traps are from the guest ; anything that escalated | |
1352 | * to HV=1 from HV=0 is delivered via real mode handlers. | |
1353 | */ | |
1354 | ||
1355 | /* | |
1356 | * This uses the standard macro, since the original 0x300 vector | |
1357 | * only has extra guff for STAB-based processors -- which never | |
1358 | * come here. | |
1359 | */ | |
da2bc464 | 1360 | |
da2bc464 | 1361 | __EXC_VIRT_OOL(vsx_unavailable, 0x4f40, 0x4f60) |
d0c0c9a1 | 1362 | |
da2bc464 ME |
1363 | __EXC_VIRT_OOL(facility_unavailable, 0x4f60, 0x4f80) |
1364 | ||
1365 | __EXC_VIRT_OOL_HV(h_facility_unavailable, 0x4f80, 0x4fa0) | |
1366 | ||
1367 | EXC_VIRT_NONE(0x4fa0, 0x5200) | |
1368 | ||
1369 | EXC_VIRT_NONE(0x5200, 0x5300) | |
1370 | ||
1371 | EXC_VIRT(instruction_breakpoint, 0x5300, 0x5400, 0x1300) | |
b14b6260 | 1372 | |
c1fb6816 | 1373 | #ifdef CONFIG_PPC_DENORMALISATION |
da2bc464 ME |
1374 | EXC_VIRT_BEGIN(denorm_exception, 0x5500, 0x5600) |
1375 | b exc_real_0x1500_denorm_exception_hv | |
1376 | EXC_VIRT_END(denorm_exception, 0x5500, 0x5600) | |
1377 | #else | |
1378 | EXC_VIRT_NONE(0x5500, 0x5600) | |
c1fb6816 | 1379 | #endif |
c1fb6816 | 1380 | |
da2bc464 ME |
1381 | EXC_VIRT_NONE(0x5600, 0x5700) |
1382 | ||
1383 | EXC_VIRT(altivec_assist, 0x5700, 0x5800, 0x1700) | |
1384 | ||
1385 | EXC_VIRT_NONE(0x5800, 0x5900) | |
1386 | ||
57f26649 | 1387 | EXC_COMMON_BEGIN(ppc64_runlatch_on_trampoline) |
b1576fec | 1388 | b __ppc64_runlatch_on |
fe1952fc | 1389 | |
da2bc464 | 1390 | EXC_COMMON_BEGIN(vsx_unavailable_common) |
0ebc4cda BH |
1391 | EXCEPTION_PROLOG_COMMON(0xf40, PACA_EXGEN) |
1392 | #ifdef CONFIG_VSX | |
1393 | BEGIN_FTR_SECTION | |
7230c564 | 1394 | beq 1f |
bc2a9408 MN |
1395 | #ifdef CONFIG_PPC_TRANSACTIONAL_MEM |
1396 | BEGIN_FTR_SECTION_NESTED(69) | |
1397 | /* Test if 2 TM state bits are zero. If non-zero (ie. userspace was in | |
1398 | * transaction), go do TM stuff | |
1399 | */ | |
1400 | rldicl. r0, r12, (64-MSR_TS_LG), (64-2) | |
1401 | bne- 2f | |
1402 | END_FTR_SECTION_NESTED(CPU_FTR_TM, CPU_FTR_TM, 69) | |
1403 | #endif | |
b1576fec | 1404 | b load_up_vsx |
bc2a9408 MN |
1405 | #ifdef CONFIG_PPC_TRANSACTIONAL_MEM |
1406 | 2: /* User process was in a transaction */ | |
b1576fec | 1407 | bl save_nvgprs |
9daf112b | 1408 | RECONCILE_IRQ_STATE(r10, r11) |
bc2a9408 | 1409 | addi r3,r1,STACK_FRAME_OVERHEAD |
b1576fec AB |
1410 | bl vsx_unavailable_tm |
1411 | b ret_from_except | |
bc2a9408 | 1412 | #endif |
0ebc4cda BH |
1413 | 1: |
1414 | END_FTR_SECTION_IFSET(CPU_FTR_VSX) | |
1415 | #endif | |
b1576fec | 1416 | bl save_nvgprs |
9daf112b | 1417 | RECONCILE_IRQ_STATE(r10, r11) |
0ebc4cda | 1418 | addi r3,r1,STACK_FRAME_OVERHEAD |
b1576fec AB |
1419 | bl vsx_unavailable_exception |
1420 | b ret_from_except | |
0ebc4cda | 1421 | |
61383407 | 1422 | /* Equivalents to the above handlers for relocation-on interrupt vectors */ |
da2bc464 ME |
1423 | __TRAMP_REAL_VIRT_OOL(vsx_unavailable, 0xf40) |
1424 | __TRAMP_REAL_VIRT_OOL(facility_unavailable, 0xf60) | |
1425 | __TRAMP_REAL_VIRT_OOL_HV(h_facility_unavailable, 0xf80) | |
61383407 | 1426 | |
57f26649 | 1427 | USE_FIXED_SECTION(virt_trampolines) |
8ed8ab40 HB |
1428 | /* |
1429 | * The __end_interrupts marker must be past the out-of-line (OOL) | |
1430 | * handlers, so that they are copied to real address 0x100 when running | |
1431 | * a relocatable kernel. This ensures they can be reached from the short | |
1432 | * trampoline handlers (like 0x4f00, 0x4f20, etc.) which branch | |
1433 | * directly, without using LOAD_HANDLER(). | |
1434 | */ | |
1435 | .align 7 | |
1436 | .globl __end_interrupts | |
1437 | __end_interrupts: | |
57f26649 | 1438 | DEFINE_FIXED_SYMBOL(__end_interrupts) |
61383407 | 1439 | |
da2bc464 | 1440 | EXC_COMMON(facility_unavailable_common, 0xf60, facility_unavailable_exception) |
da2bc464 | 1441 | EXC_COMMON(h_facility_unavailable_common, 0xf80, facility_unavailable_exception) |
b88d4bce BH |
1442 | |
1443 | #ifdef CONFIG_CBE_RAS | |
da2bc464 | 1444 | EXC_COMMON(cbe_system_error_common, 0x1200, cbe_system_error_exception) |
da2bc464 | 1445 | EXC_COMMON(cbe_maintenance_common, 0x1600, cbe_maintenance_exception) |
da2bc464 | 1446 | EXC_COMMON(cbe_thermal_common, 0x1800, cbe_thermal_exception) |
b88d4bce BH |
1447 | #endif /* CONFIG_CBE_RAS */ |
1448 | ||
da2bc464 | 1449 | |
087aa036 | 1450 | #ifdef CONFIG_PPC_970_NAP |
da2bc464 | 1451 | TRAMP_REAL_BEGIN(power4_fixup_nap) |
087aa036 CG |
1452 | andc r9,r9,r10 |
1453 | std r9,TI_LOCAL_FLAGS(r11) | |
1454 | ld r10,_LINK(r1) /* make idle task do the */ | |
1455 | std r10,_NIP(r1) /* equivalent of a blr */ | |
1456 | blr | |
1457 | #endif | |
1458 | ||
57f26649 NP |
1459 | CLOSE_FIXED_SECTION(real_vectors); |
1460 | CLOSE_FIXED_SECTION(real_trampolines); | |
1461 | CLOSE_FIXED_SECTION(virt_vectors); | |
1462 | CLOSE_FIXED_SECTION(virt_trampolines); | |
1463 | ||
1464 | USE_TEXT_SECTION() | |
1465 | ||
0ebc4cda BH |
1466 | /* |
1467 | * Hash table stuff | |
1468 | */ | |
1469 | .align 7 | |
6a3bab90 | 1470 | do_hash_page: |
caca285e | 1471 | #ifdef CONFIG_PPC_STD_MMU_64 |
9c7cc234 | 1472 | andis. r0,r4,0xa410 /* weird error? */ |
0ebc4cda | 1473 | bne- handle_page_fault /* if not, try to insert a HPTE */ |
9c7cc234 P |
1474 | andis. r0,r4,DSISR_DABRMATCH@h |
1475 | bne- handle_dabr_fault | |
9778b696 | 1476 | CURRENT_THREAD_INFO(r11, r1) |
9c1e1052 PM |
1477 | lwz r0,TI_PREEMPT(r11) /* If we're in an "NMI" */ |
1478 | andis. r0,r0,NMI_MASK@h /* (i.e. an irq when soft-disabled) */ | |
1479 | bne 77f /* then don't call hash_page now */ | |
0ebc4cda BH |
1480 | |
1481 | /* | |
1482 | * r3 contains the faulting address | |
106713a1 | 1483 | * r4 msr |
0ebc4cda | 1484 | * r5 contains the trap number |
aefa5688 | 1485 | * r6 contains dsisr |
0ebc4cda | 1486 | * |
7230c564 | 1487 | * at return r3 = 0 for success, 1 for page fault, negative for error |
0ebc4cda | 1488 | */ |
106713a1 | 1489 | mr r4,r12 |
aefa5688 | 1490 | ld r6,_DSISR(r1) |
106713a1 AK |
1491 | bl __hash_page /* build HPTE if possible */ |
1492 | cmpdi r3,0 /* see if __hash_page succeeded */ | |
0ebc4cda | 1493 | |
7230c564 | 1494 | /* Success */ |
0ebc4cda | 1495 | beq fast_exc_return_irq /* Return from exception on success */ |
0ebc4cda | 1496 | |
7230c564 BH |
1497 | /* Error */ |
1498 | blt- 13f | |
caca285e | 1499 | #endif /* CONFIG_PPC_STD_MMU_64 */ |
9c7cc234 | 1500 | |
0ebc4cda BH |
1501 | /* Here we have a page fault that hash_page can't handle. */ |
1502 | handle_page_fault: | |
0ebc4cda BH |
1503 | 11: ld r4,_DAR(r1) |
1504 | ld r5,_DSISR(r1) | |
1505 | addi r3,r1,STACK_FRAME_OVERHEAD | |
b1576fec | 1506 | bl do_page_fault |
0ebc4cda | 1507 | cmpdi r3,0 |
a546498f | 1508 | beq+ 12f |
b1576fec | 1509 | bl save_nvgprs |
0ebc4cda BH |
1510 | mr r5,r3 |
1511 | addi r3,r1,STACK_FRAME_OVERHEAD | |
1512 | lwz r4,_DAR(r1) | |
b1576fec AB |
1513 | bl bad_page_fault |
1514 | b ret_from_except | |
0ebc4cda | 1515 | |
a546498f BH |
1516 | /* We have a data breakpoint exception - handle it */ |
1517 | handle_dabr_fault: | |
b1576fec | 1518 | bl save_nvgprs |
a546498f BH |
1519 | ld r4,_DAR(r1) |
1520 | ld r5,_DSISR(r1) | |
1521 | addi r3,r1,STACK_FRAME_OVERHEAD | |
b1576fec AB |
1522 | bl do_break |
1523 | 12: b ret_from_except_lite | |
a546498f | 1524 | |
0ebc4cda | 1525 | |
caca285e | 1526 | #ifdef CONFIG_PPC_STD_MMU_64 |
0ebc4cda BH |
1527 | /* We have a page fault that hash_page could handle but HV refused |
1528 | * the PTE insertion | |
1529 | */ | |
b1576fec | 1530 | 13: bl save_nvgprs |
0ebc4cda BH |
1531 | mr r5,r3 |
1532 | addi r3,r1,STACK_FRAME_OVERHEAD | |
1533 | ld r4,_DAR(r1) | |
b1576fec AB |
1534 | bl low_hash_fault |
1535 | b ret_from_except | |
caca285e | 1536 | #endif |
0ebc4cda | 1537 | |
9c1e1052 PM |
1538 | /* |
1539 | * We come here as a result of a DSI at a point where we don't want | |
1540 | * to call hash_page, such as when we are accessing memory (possibly | |
1541 | * user memory) inside a PMU interrupt that occurred while interrupts | |
1542 | * were soft-disabled. We want to invoke the exception handler for | |
1543 | * the access, or panic if there isn't a handler. | |
1544 | */ | |
b1576fec | 1545 | 77: bl save_nvgprs |
9c1e1052 PM |
1546 | mr r4,r3 |
1547 | addi r3,r1,STACK_FRAME_OVERHEAD | |
1548 | li r5,SIGSEGV | |
b1576fec AB |
1549 | bl bad_page_fault |
1550 | b ret_from_except | |
4e2bf01b ME |
1551 | |
1552 | /* | |
1553 | * Here we have detected that the kernel stack pointer is bad. | |
1554 | * R9 contains the saved CR, r13 points to the paca, | |
1555 | * r10 contains the (bad) kernel stack pointer, | |
1556 | * r11 and r12 contain the saved SRR0 and SRR1. | |
1557 | * We switch to using an emergency stack, save the registers there, | |
1558 | * and call kernel_bad_stack(), which panics. | |
1559 | */ | |
1560 | bad_stack: | |
1561 | ld r1,PACAEMERGSP(r13) | |
1562 | subi r1,r1,64+INT_FRAME_SIZE | |
1563 | std r9,_CCR(r1) | |
1564 | std r10,GPR1(r1) | |
1565 | std r11,_NIP(r1) | |
1566 | std r12,_MSR(r1) | |
1567 | mfspr r11,SPRN_DAR | |
1568 | mfspr r12,SPRN_DSISR | |
1569 | std r11,_DAR(r1) | |
1570 | std r12,_DSISR(r1) | |
1571 | mflr r10 | |
1572 | mfctr r11 | |
1573 | mfxer r12 | |
1574 | std r10,_LINK(r1) | |
1575 | std r11,_CTR(r1) | |
1576 | std r12,_XER(r1) | |
1577 | SAVE_GPR(0,r1) | |
1578 | SAVE_GPR(2,r1) | |
1579 | ld r10,EX_R3(r3) | |
1580 | std r10,GPR3(r1) | |
1581 | SAVE_GPR(4,r1) | |
1582 | SAVE_4GPRS(5,r1) | |
1583 | ld r9,EX_R9(r3) | |
1584 | ld r10,EX_R10(r3) | |
1585 | SAVE_2GPRS(9,r1) | |
1586 | ld r9,EX_R11(r3) | |
1587 | ld r10,EX_R12(r3) | |
1588 | ld r11,EX_R13(r3) | |
1589 | std r9,GPR11(r1) | |
1590 | std r10,GPR12(r1) | |
1591 | std r11,GPR13(r1) | |
1592 | BEGIN_FTR_SECTION | |
1593 | ld r10,EX_CFAR(r3) | |
1594 | std r10,ORIG_GPR3(r1) | |
1595 | END_FTR_SECTION_IFSET(CPU_FTR_CFAR) | |
1596 | SAVE_8GPRS(14,r1) | |
1597 | SAVE_10GPRS(22,r1) | |
1598 | lhz r12,PACA_TRAP_SAVE(r13) | |
1599 | std r12,_TRAP(r1) | |
1600 | addi r11,r1,INT_FRAME_SIZE | |
1601 | std r11,0(r1) | |
1602 | li r12,0 | |
1603 | std r12,0(r11) | |
1604 | ld r2,PACATOC(r13) | |
1605 | ld r11,exception_marker@toc(r2) | |
1606 | std r12,RESULT(r1) | |
1607 | std r11,STACK_FRAME_OVERHEAD-16(r1) | |
1608 | 1: addi r3,r1,STACK_FRAME_OVERHEAD | |
1609 | bl kernel_bad_stack | |
1610 | b 1b |