]>
Commit | Line | Data |
---|---|---|
14cf11af | 1 | /* |
14cf11af PM |
2 | * Derived from "arch/i386/kernel/process.c" |
3 | * Copyright (C) 1995 Linus Torvalds | |
4 | * | |
5 | * Updated and modified by Cort Dougan (cort@cs.nmt.edu) and | |
6 | * Paul Mackerras (paulus@cs.anu.edu.au) | |
7 | * | |
8 | * PowerPC version | |
9 | * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org) | |
10 | * | |
11 | * This program is free software; you can redistribute it and/or | |
12 | * modify it under the terms of the GNU General Public License | |
13 | * as published by the Free Software Foundation; either version | |
14 | * 2 of the License, or (at your option) any later version. | |
15 | */ | |
16 | ||
14cf11af PM |
17 | #include <linux/errno.h> |
18 | #include <linux/sched.h> | |
19 | #include <linux/kernel.h> | |
20 | #include <linux/mm.h> | |
21 | #include <linux/smp.h> | |
14cf11af PM |
22 | #include <linux/stddef.h> |
23 | #include <linux/unistd.h> | |
24 | #include <linux/ptrace.h> | |
25 | #include <linux/slab.h> | |
26 | #include <linux/user.h> | |
27 | #include <linux/elf.h> | |
28 | #include <linux/init.h> | |
29 | #include <linux/prctl.h> | |
30 | #include <linux/init_task.h> | |
4b16f8e2 | 31 | #include <linux/export.h> |
14cf11af PM |
32 | #include <linux/kallsyms.h> |
33 | #include <linux/mqueue.h> | |
34 | #include <linux/hardirq.h> | |
06d67d54 | 35 | #include <linux/utsname.h> |
6794c782 | 36 | #include <linux/ftrace.h> |
79741dd3 | 37 | #include <linux/kernel_stat.h> |
d839088c AB |
38 | #include <linux/personality.h> |
39 | #include <linux/random.h> | |
5aae8a53 | 40 | #include <linux/hw_breakpoint.h> |
14cf11af PM |
41 | |
42 | #include <asm/pgtable.h> | |
43 | #include <asm/uaccess.h> | |
14cf11af PM |
44 | #include <asm/io.h> |
45 | #include <asm/processor.h> | |
46 | #include <asm/mmu.h> | |
47 | #include <asm/prom.h> | |
76032de8 | 48 | #include <asm/machdep.h> |
c6622f63 | 49 | #include <asm/time.h> |
ae3a197e | 50 | #include <asm/runlatch.h> |
a7f31841 | 51 | #include <asm/syscalls.h> |
ae3a197e DH |
52 | #include <asm/switch_to.h> |
53 | #include <asm/debug.h> | |
06d67d54 PM |
54 | #ifdef CONFIG_PPC64 |
55 | #include <asm/firmware.h> | |
06d67d54 | 56 | #endif |
d6a61bfc LM |
57 | #include <linux/kprobes.h> |
58 | #include <linux/kdebug.h> | |
14cf11af PM |
59 | |
60 | extern unsigned long _get_SP(void); | |
61 | ||
62 | #ifndef CONFIG_SMP | |
63 | struct task_struct *last_task_used_math = NULL; | |
64 | struct task_struct *last_task_used_altivec = NULL; | |
ce48b210 | 65 | struct task_struct *last_task_used_vsx = NULL; |
14cf11af PM |
66 | struct task_struct *last_task_used_spe = NULL; |
67 | #endif | |
68 | ||
14cf11af PM |
69 | /* |
70 | * Make sure the floating-point register state in the | |
71 | * the thread_struct is up to date for task tsk. | |
72 | */ | |
73 | void flush_fp_to_thread(struct task_struct *tsk) | |
74 | { | |
75 | if (tsk->thread.regs) { | |
76 | /* | |
77 | * We need to disable preemption here because if we didn't, | |
78 | * another process could get scheduled after the regs->msr | |
79 | * test but before we have finished saving the FP registers | |
80 | * to the thread_struct. That process could take over the | |
81 | * FPU, and then when we get scheduled again we would store | |
82 | * bogus values for the remaining FP registers. | |
83 | */ | |
84 | preempt_disable(); | |
85 | if (tsk->thread.regs->msr & MSR_FP) { | |
86 | #ifdef CONFIG_SMP | |
87 | /* | |
88 | * This should only ever be called for current or | |
89 | * for a stopped child process. Since we save away | |
90 | * the FP register state on context switch on SMP, | |
91 | * there is something wrong if a stopped child appears | |
92 | * to still have its FP state in the CPU registers. | |
93 | */ | |
94 | BUG_ON(tsk != current); | |
95 | #endif | |
0ee6c15e | 96 | giveup_fpu(tsk); |
14cf11af PM |
97 | } |
98 | preempt_enable(); | |
99 | } | |
100 | } | |
de56a948 | 101 | EXPORT_SYMBOL_GPL(flush_fp_to_thread); |
14cf11af PM |
102 | |
103 | void enable_kernel_fp(void) | |
104 | { | |
105 | WARN_ON(preemptible()); | |
106 | ||
107 | #ifdef CONFIG_SMP | |
108 | if (current->thread.regs && (current->thread.regs->msr & MSR_FP)) | |
109 | giveup_fpu(current); | |
110 | else | |
111 | giveup_fpu(NULL); /* just enables FP for kernel */ | |
112 | #else | |
113 | giveup_fpu(last_task_used_math); | |
114 | #endif /* CONFIG_SMP */ | |
115 | } | |
116 | EXPORT_SYMBOL(enable_kernel_fp); | |
117 | ||
14cf11af PM |
118 | #ifdef CONFIG_ALTIVEC |
119 | void enable_kernel_altivec(void) | |
120 | { | |
121 | WARN_ON(preemptible()); | |
122 | ||
123 | #ifdef CONFIG_SMP | |
124 | if (current->thread.regs && (current->thread.regs->msr & MSR_VEC)) | |
125 | giveup_altivec(current); | |
126 | else | |
35000870 | 127 | giveup_altivec_notask(); |
14cf11af PM |
128 | #else |
129 | giveup_altivec(last_task_used_altivec); | |
130 | #endif /* CONFIG_SMP */ | |
131 | } | |
132 | EXPORT_SYMBOL(enable_kernel_altivec); | |
133 | ||
134 | /* | |
135 | * Make sure the VMX/Altivec register state in the | |
136 | * the thread_struct is up to date for task tsk. | |
137 | */ | |
138 | void flush_altivec_to_thread(struct task_struct *tsk) | |
139 | { | |
140 | if (tsk->thread.regs) { | |
141 | preempt_disable(); | |
142 | if (tsk->thread.regs->msr & MSR_VEC) { | |
143 | #ifdef CONFIG_SMP | |
144 | BUG_ON(tsk != current); | |
145 | #endif | |
0ee6c15e | 146 | giveup_altivec(tsk); |
14cf11af PM |
147 | } |
148 | preempt_enable(); | |
149 | } | |
150 | } | |
de56a948 | 151 | EXPORT_SYMBOL_GPL(flush_altivec_to_thread); |
14cf11af PM |
152 | #endif /* CONFIG_ALTIVEC */ |
153 | ||
ce48b210 MN |
154 | #ifdef CONFIG_VSX |
155 | #if 0 | |
156 | /* not currently used, but some crazy RAID module might want to later */ | |
157 | void enable_kernel_vsx(void) | |
158 | { | |
159 | WARN_ON(preemptible()); | |
160 | ||
161 | #ifdef CONFIG_SMP | |
162 | if (current->thread.regs && (current->thread.regs->msr & MSR_VSX)) | |
163 | giveup_vsx(current); | |
164 | else | |
165 | giveup_vsx(NULL); /* just enable vsx for kernel - force */ | |
166 | #else | |
167 | giveup_vsx(last_task_used_vsx); | |
168 | #endif /* CONFIG_SMP */ | |
169 | } | |
170 | EXPORT_SYMBOL(enable_kernel_vsx); | |
171 | #endif | |
172 | ||
7c292170 MN |
173 | void giveup_vsx(struct task_struct *tsk) |
174 | { | |
175 | giveup_fpu(tsk); | |
176 | giveup_altivec(tsk); | |
177 | __giveup_vsx(tsk); | |
178 | } | |
179 | ||
ce48b210 MN |
180 | void flush_vsx_to_thread(struct task_struct *tsk) |
181 | { | |
182 | if (tsk->thread.regs) { | |
183 | preempt_disable(); | |
184 | if (tsk->thread.regs->msr & MSR_VSX) { | |
185 | #ifdef CONFIG_SMP | |
186 | BUG_ON(tsk != current); | |
187 | #endif | |
188 | giveup_vsx(tsk); | |
189 | } | |
190 | preempt_enable(); | |
191 | } | |
192 | } | |
de56a948 | 193 | EXPORT_SYMBOL_GPL(flush_vsx_to_thread); |
ce48b210 MN |
194 | #endif /* CONFIG_VSX */ |
195 | ||
14cf11af PM |
196 | #ifdef CONFIG_SPE |
197 | ||
198 | void enable_kernel_spe(void) | |
199 | { | |
200 | WARN_ON(preemptible()); | |
201 | ||
202 | #ifdef CONFIG_SMP | |
203 | if (current->thread.regs && (current->thread.regs->msr & MSR_SPE)) | |
204 | giveup_spe(current); | |
205 | else | |
206 | giveup_spe(NULL); /* just enable SPE for kernel - force */ | |
207 | #else | |
208 | giveup_spe(last_task_used_spe); | |
209 | #endif /* __SMP __ */ | |
210 | } | |
211 | EXPORT_SYMBOL(enable_kernel_spe); | |
212 | ||
213 | void flush_spe_to_thread(struct task_struct *tsk) | |
214 | { | |
215 | if (tsk->thread.regs) { | |
216 | preempt_disable(); | |
217 | if (tsk->thread.regs->msr & MSR_SPE) { | |
218 | #ifdef CONFIG_SMP | |
219 | BUG_ON(tsk != current); | |
220 | #endif | |
685659ee | 221 | tsk->thread.spefscr = mfspr(SPRN_SPEFSCR); |
0ee6c15e | 222 | giveup_spe(tsk); |
14cf11af PM |
223 | } |
224 | preempt_enable(); | |
225 | } | |
226 | } | |
14cf11af PM |
227 | #endif /* CONFIG_SPE */ |
228 | ||
5388fb10 | 229 | #ifndef CONFIG_SMP |
48abec07 PM |
230 | /* |
231 | * If we are doing lazy switching of CPU state (FP, altivec or SPE), | |
232 | * and the current task has some state, discard it. | |
233 | */ | |
5388fb10 | 234 | void discard_lazy_cpu_state(void) |
48abec07 | 235 | { |
48abec07 PM |
236 | preempt_disable(); |
237 | if (last_task_used_math == current) | |
238 | last_task_used_math = NULL; | |
239 | #ifdef CONFIG_ALTIVEC | |
240 | if (last_task_used_altivec == current) | |
241 | last_task_used_altivec = NULL; | |
242 | #endif /* CONFIG_ALTIVEC */ | |
ce48b210 MN |
243 | #ifdef CONFIG_VSX |
244 | if (last_task_used_vsx == current) | |
245 | last_task_used_vsx = NULL; | |
246 | #endif /* CONFIG_VSX */ | |
48abec07 PM |
247 | #ifdef CONFIG_SPE |
248 | if (last_task_used_spe == current) | |
249 | last_task_used_spe = NULL; | |
250 | #endif | |
251 | preempt_enable(); | |
48abec07 | 252 | } |
5388fb10 | 253 | #endif /* CONFIG_SMP */ |
48abec07 | 254 | |
3bffb652 DK |
255 | #ifdef CONFIG_PPC_ADV_DEBUG_REGS |
256 | void do_send_trap(struct pt_regs *regs, unsigned long address, | |
257 | unsigned long error_code, int signal_code, int breakpt) | |
258 | { | |
259 | siginfo_t info; | |
260 | ||
41ab5266 | 261 | current->thread.trap_nr = signal_code; |
3bffb652 DK |
262 | if (notify_die(DIE_DABR_MATCH, "dabr_match", regs, error_code, |
263 | 11, SIGSEGV) == NOTIFY_STOP) | |
264 | return; | |
265 | ||
266 | /* Deliver the signal to userspace */ | |
267 | info.si_signo = SIGTRAP; | |
268 | info.si_errno = breakpt; /* breakpoint or watchpoint id */ | |
269 | info.si_code = signal_code; | |
270 | info.si_addr = (void __user *)address; | |
271 | force_sig_info(SIGTRAP, &info, current); | |
272 | } | |
273 | #else /* !CONFIG_PPC_ADV_DEBUG_REGS */ | |
d6a61bfc LM |
274 | void do_dabr(struct pt_regs *regs, unsigned long address, |
275 | unsigned long error_code) | |
276 | { | |
277 | siginfo_t info; | |
278 | ||
41ab5266 | 279 | current->thread.trap_nr = TRAP_HWBKPT; |
d6a61bfc LM |
280 | if (notify_die(DIE_DABR_MATCH, "dabr_match", regs, error_code, |
281 | 11, SIGSEGV) == NOTIFY_STOP) | |
282 | return; | |
283 | ||
284 | if (debugger_dabr_match(regs)) | |
285 | return; | |
286 | ||
d6a61bfc | 287 | /* Clear the DABR */ |
4474ef05 | 288 | set_dabr(0, 0); |
d6a61bfc LM |
289 | |
290 | /* Deliver the signal to userspace */ | |
291 | info.si_signo = SIGTRAP; | |
292 | info.si_errno = 0; | |
293 | info.si_code = TRAP_HWBKPT; | |
294 | info.si_addr = (void __user *)address; | |
295 | force_sig_info(SIGTRAP, &info, current); | |
296 | } | |
3bffb652 | 297 | #endif /* CONFIG_PPC_ADV_DEBUG_REGS */ |
d6a61bfc | 298 | |
a2ceff5e ME |
299 | static DEFINE_PER_CPU(unsigned long, current_dabr); |
300 | ||
3bffb652 DK |
301 | #ifdef CONFIG_PPC_ADV_DEBUG_REGS |
302 | /* | |
303 | * Set the debug registers back to their default "safe" values. | |
304 | */ | |
305 | static void set_debug_reg_defaults(struct thread_struct *thread) | |
306 | { | |
307 | thread->iac1 = thread->iac2 = 0; | |
308 | #if CONFIG_PPC_ADV_DEBUG_IACS > 2 | |
309 | thread->iac3 = thread->iac4 = 0; | |
310 | #endif | |
311 | thread->dac1 = thread->dac2 = 0; | |
312 | #if CONFIG_PPC_ADV_DEBUG_DVCS > 0 | |
313 | thread->dvc1 = thread->dvc2 = 0; | |
314 | #endif | |
315 | thread->dbcr0 = 0; | |
316 | #ifdef CONFIG_BOOKE | |
317 | /* | |
318 | * Force User/Supervisor bits to b11 (user-only MSR[PR]=1) | |
319 | */ | |
320 | thread->dbcr1 = DBCR1_IAC1US | DBCR1_IAC2US | \ | |
321 | DBCR1_IAC3US | DBCR1_IAC4US; | |
322 | /* | |
323 | * Force Data Address Compare User/Supervisor bits to be User-only | |
324 | * (0b11 MSR[PR]=1) and set all other bits in DBCR2 register to be 0. | |
325 | */ | |
326 | thread->dbcr2 = DBCR2_DAC1US | DBCR2_DAC2US; | |
327 | #else | |
328 | thread->dbcr1 = 0; | |
329 | #endif | |
330 | } | |
331 | ||
332 | static void prime_debug_regs(struct thread_struct *thread) | |
333 | { | |
334 | mtspr(SPRN_IAC1, thread->iac1); | |
335 | mtspr(SPRN_IAC2, thread->iac2); | |
336 | #if CONFIG_PPC_ADV_DEBUG_IACS > 2 | |
337 | mtspr(SPRN_IAC3, thread->iac3); | |
338 | mtspr(SPRN_IAC4, thread->iac4); | |
339 | #endif | |
340 | mtspr(SPRN_DAC1, thread->dac1); | |
341 | mtspr(SPRN_DAC2, thread->dac2); | |
342 | #if CONFIG_PPC_ADV_DEBUG_DVCS > 0 | |
343 | mtspr(SPRN_DVC1, thread->dvc1); | |
344 | mtspr(SPRN_DVC2, thread->dvc2); | |
345 | #endif | |
346 | mtspr(SPRN_DBCR0, thread->dbcr0); | |
347 | mtspr(SPRN_DBCR1, thread->dbcr1); | |
348 | #ifdef CONFIG_BOOKE | |
349 | mtspr(SPRN_DBCR2, thread->dbcr2); | |
350 | #endif | |
351 | } | |
352 | /* | |
353 | * Unless neither the old or new thread are making use of the | |
354 | * debug registers, set the debug registers from the values | |
355 | * stored in the new thread. | |
356 | */ | |
357 | static void switch_booke_debug_regs(struct thread_struct *new_thread) | |
358 | { | |
359 | if ((current->thread.dbcr0 & DBCR0_IDM) | |
360 | || (new_thread->dbcr0 & DBCR0_IDM)) | |
361 | prime_debug_regs(new_thread); | |
362 | } | |
363 | #else /* !CONFIG_PPC_ADV_DEBUG_REGS */ | |
e0780b72 | 364 | #ifndef CONFIG_HAVE_HW_BREAKPOINT |
3bffb652 DK |
365 | static void set_debug_reg_defaults(struct thread_struct *thread) |
366 | { | |
367 | if (thread->dabr) { | |
368 | thread->dabr = 0; | |
4474ef05 MN |
369 | thread->dabrx = 0; |
370 | set_dabr(0, 0); | |
3bffb652 DK |
371 | } |
372 | } | |
e0780b72 | 373 | #endif /* !CONFIG_HAVE_HW_BREAKPOINT */ |
3bffb652 DK |
374 | #endif /* CONFIG_PPC_ADV_DEBUG_REGS */ |
375 | ||
4474ef05 | 376 | int set_dabr(unsigned long dabr, unsigned long dabrx) |
14cf11af | 377 | { |
a2ceff5e ME |
378 | __get_cpu_var(current_dabr) = dabr; |
379 | ||
cab0af98 | 380 | if (ppc_md.set_dabr) |
4474ef05 | 381 | return ppc_md.set_dabr(dabr, dabrx); |
14cf11af | 382 | |
791cc501 | 383 | /* XXX should we have a CPU_FTR_HAS_DABR ? */ |
172ae2e7 | 384 | #ifdef CONFIG_PPC_ADV_DEBUG_REGS |
d6a61bfc | 385 | mtspr(SPRN_DAC1, dabr); |
221c185d DK |
386 | #ifdef CONFIG_PPC_47x |
387 | isync(); | |
388 | #endif | |
c6c9eace BH |
389 | #elif defined(CONFIG_PPC_BOOK3S) |
390 | mtspr(SPRN_DABR, dabr); | |
4474ef05 | 391 | mtspr(SPRN_DABRX, dabrx); |
d6a61bfc | 392 | #endif |
cab0af98 | 393 | return 0; |
14cf11af PM |
394 | } |
395 | ||
06d67d54 PM |
396 | #ifdef CONFIG_PPC64 |
397 | DEFINE_PER_CPU(struct cpu_usage, cpu_usage_array); | |
06d67d54 | 398 | #endif |
14cf11af PM |
399 | |
400 | struct task_struct *__switch_to(struct task_struct *prev, | |
401 | struct task_struct *new) | |
402 | { | |
403 | struct thread_struct *new_thread, *old_thread; | |
404 | unsigned long flags; | |
405 | struct task_struct *last; | |
d6bf29b4 PZ |
406 | #ifdef CONFIG_PPC_BOOK3S_64 |
407 | struct ppc64_tlb_batch *batch; | |
408 | #endif | |
14cf11af PM |
409 | |
410 | #ifdef CONFIG_SMP | |
411 | /* avoid complexity of lazy save/restore of fpu | |
412 | * by just saving it every time we switch out if | |
413 | * this task used the fpu during the last quantum. | |
414 | * | |
415 | * If it tries to use the fpu again, it'll trap and | |
416 | * reload its fp regs. So we don't have to do a restore | |
417 | * every switch, just a save. | |
418 | * -- Cort | |
419 | */ | |
420 | if (prev->thread.regs && (prev->thread.regs->msr & MSR_FP)) | |
421 | giveup_fpu(prev); | |
422 | #ifdef CONFIG_ALTIVEC | |
423 | /* | |
424 | * If the previous thread used altivec in the last quantum | |
425 | * (thus changing altivec regs) then save them. | |
426 | * We used to check the VRSAVE register but not all apps | |
427 | * set it, so we don't rely on it now (and in fact we need | |
428 | * to save & restore VSCR even if VRSAVE == 0). -- paulus | |
429 | * | |
430 | * On SMP we always save/restore altivec regs just to avoid the | |
431 | * complexity of changing processors. | |
432 | * -- Cort | |
433 | */ | |
434 | if (prev->thread.regs && (prev->thread.regs->msr & MSR_VEC)) | |
435 | giveup_altivec(prev); | |
14cf11af | 436 | #endif /* CONFIG_ALTIVEC */ |
ce48b210 MN |
437 | #ifdef CONFIG_VSX |
438 | if (prev->thread.regs && (prev->thread.regs->msr & MSR_VSX)) | |
7c292170 MN |
439 | /* VMX and FPU registers are already save here */ |
440 | __giveup_vsx(prev); | |
ce48b210 | 441 | #endif /* CONFIG_VSX */ |
14cf11af PM |
442 | #ifdef CONFIG_SPE |
443 | /* | |
444 | * If the previous thread used spe in the last quantum | |
445 | * (thus changing spe regs) then save them. | |
446 | * | |
447 | * On SMP we always save/restore spe regs just to avoid the | |
448 | * complexity of changing processors. | |
449 | */ | |
450 | if ((prev->thread.regs && (prev->thread.regs->msr & MSR_SPE))) | |
451 | giveup_spe(prev); | |
c0c0d996 PM |
452 | #endif /* CONFIG_SPE */ |
453 | ||
454 | #else /* CONFIG_SMP */ | |
455 | #ifdef CONFIG_ALTIVEC | |
456 | /* Avoid the trap. On smp this this never happens since | |
457 | * we don't set last_task_used_altivec -- Cort | |
458 | */ | |
459 | if (new->thread.regs && last_task_used_altivec == new) | |
460 | new->thread.regs->msr |= MSR_VEC; | |
461 | #endif /* CONFIG_ALTIVEC */ | |
ce48b210 MN |
462 | #ifdef CONFIG_VSX |
463 | if (new->thread.regs && last_task_used_vsx == new) | |
464 | new->thread.regs->msr |= MSR_VSX; | |
465 | #endif /* CONFIG_VSX */ | |
c0c0d996 | 466 | #ifdef CONFIG_SPE |
14cf11af PM |
467 | /* Avoid the trap. On smp this this never happens since |
468 | * we don't set last_task_used_spe | |
469 | */ | |
470 | if (new->thread.regs && last_task_used_spe == new) | |
471 | new->thread.regs->msr |= MSR_SPE; | |
472 | #endif /* CONFIG_SPE */ | |
c0c0d996 | 473 | |
14cf11af PM |
474 | #endif /* CONFIG_SMP */ |
475 | ||
172ae2e7 | 476 | #ifdef CONFIG_PPC_ADV_DEBUG_REGS |
3bffb652 | 477 | switch_booke_debug_regs(&new->thread); |
c6c9eace | 478 | #else |
5aae8a53 P |
479 | /* |
480 | * For PPC_BOOK3S_64, we use the hw-breakpoint interfaces that would | |
481 | * schedule DABR | |
482 | */ | |
483 | #ifndef CONFIG_HAVE_HW_BREAKPOINT | |
c6c9eace | 484 | if (unlikely(__get_cpu_var(current_dabr) != new->thread.dabr)) |
4474ef05 | 485 | set_dabr(new->thread.dabr, new->thread.dabrx); |
5aae8a53 | 486 | #endif /* CONFIG_HAVE_HW_BREAKPOINT */ |
d6a61bfc LM |
487 | #endif |
488 | ||
c6c9eace | 489 | |
14cf11af PM |
490 | new_thread = &new->thread; |
491 | old_thread = ¤t->thread; | |
06d67d54 PM |
492 | |
493 | #ifdef CONFIG_PPC64 | |
494 | /* | |
495 | * Collect processor utilization data per process | |
496 | */ | |
497 | if (firmware_has_feature(FW_FEATURE_SPLPAR)) { | |
498 | struct cpu_usage *cu = &__get_cpu_var(cpu_usage_array); | |
499 | long unsigned start_tb, current_tb; | |
500 | start_tb = old_thread->start_tb; | |
501 | cu->current_tb = current_tb = mfspr(SPRN_PURR); | |
502 | old_thread->accum_tb += (current_tb - start_tb); | |
503 | new_thread->start_tb = current_tb; | |
504 | } | |
d6bf29b4 PZ |
505 | #endif /* CONFIG_PPC64 */ |
506 | ||
507 | #ifdef CONFIG_PPC_BOOK3S_64 | |
508 | batch = &__get_cpu_var(ppc64_tlb_batch); | |
509 | if (batch->active) { | |
510 | current_thread_info()->local_flags |= _TLF_LAZY_MMU; | |
511 | if (batch->index) | |
512 | __flush_tlb_pending(batch); | |
513 | batch->active = 0; | |
514 | } | |
515 | #endif /* CONFIG_PPC_BOOK3S_64 */ | |
06d67d54 | 516 | |
14cf11af | 517 | local_irq_save(flags); |
c6622f63 | 518 | |
44387e9f AB |
519 | /* |
520 | * We can't take a PMU exception inside _switch() since there is a | |
521 | * window where the kernel stack SLB and the kernel stack are out | |
522 | * of sync. Hard disable here. | |
523 | */ | |
524 | hard_irq_disable(); | |
14cf11af PM |
525 | last = _switch(old_thread, new_thread); |
526 | ||
d6bf29b4 PZ |
527 | #ifdef CONFIG_PPC_BOOK3S_64 |
528 | if (current_thread_info()->local_flags & _TLF_LAZY_MMU) { | |
529 | current_thread_info()->local_flags &= ~_TLF_LAZY_MMU; | |
530 | batch = &__get_cpu_var(ppc64_tlb_batch); | |
531 | batch->active = 1; | |
532 | } | |
533 | #endif /* CONFIG_PPC_BOOK3S_64 */ | |
534 | ||
14cf11af PM |
535 | local_irq_restore(flags); |
536 | ||
537 | return last; | |
538 | } | |
539 | ||
06d67d54 PM |
540 | static int instructions_to_print = 16; |
541 | ||
06d67d54 PM |
542 | static void show_instructions(struct pt_regs *regs) |
543 | { | |
544 | int i; | |
545 | unsigned long pc = regs->nip - (instructions_to_print * 3 / 4 * | |
546 | sizeof(int)); | |
547 | ||
548 | printk("Instruction dump:"); | |
549 | ||
550 | for (i = 0; i < instructions_to_print; i++) { | |
551 | int instr; | |
552 | ||
553 | if (!(i % 8)) | |
554 | printk("\n"); | |
555 | ||
0de2d820 SW |
556 | #if !defined(CONFIG_BOOKE) |
557 | /* If executing with the IMMU off, adjust pc rather | |
558 | * than print XXXXXXXX. | |
559 | */ | |
560 | if (!(regs->msr & MSR_IR)) | |
561 | pc = (unsigned long)phys_to_virt(pc); | |
562 | #endif | |
563 | ||
af308377 SR |
564 | /* We use __get_user here *only* to avoid an OOPS on a |
565 | * bad address because the pc *should* only be a | |
566 | * kernel address. | |
567 | */ | |
00ae36de AB |
568 | if (!__kernel_text_address(pc) || |
569 | __get_user(instr, (unsigned int __user *)pc)) { | |
40c8cefa | 570 | printk(KERN_CONT "XXXXXXXX "); |
06d67d54 PM |
571 | } else { |
572 | if (regs->nip == pc) | |
40c8cefa | 573 | printk(KERN_CONT "<%08x> ", instr); |
06d67d54 | 574 | else |
40c8cefa | 575 | printk(KERN_CONT "%08x ", instr); |
06d67d54 PM |
576 | } |
577 | ||
578 | pc += sizeof(int); | |
579 | } | |
580 | ||
581 | printk("\n"); | |
582 | } | |
583 | ||
584 | static struct regbit { | |
585 | unsigned long bit; | |
586 | const char *name; | |
587 | } msr_bits[] = { | |
3bfd0c9c AB |
588 | #if defined(CONFIG_PPC64) && !defined(CONFIG_BOOKE) |
589 | {MSR_SF, "SF"}, | |
590 | {MSR_HV, "HV"}, | |
591 | #endif | |
592 | {MSR_VEC, "VEC"}, | |
593 | {MSR_VSX, "VSX"}, | |
594 | #ifdef CONFIG_BOOKE | |
595 | {MSR_CE, "CE"}, | |
596 | #endif | |
06d67d54 PM |
597 | {MSR_EE, "EE"}, |
598 | {MSR_PR, "PR"}, | |
599 | {MSR_FP, "FP"}, | |
600 | {MSR_ME, "ME"}, | |
3bfd0c9c | 601 | #ifdef CONFIG_BOOKE |
1b98326b | 602 | {MSR_DE, "DE"}, |
3bfd0c9c AB |
603 | #else |
604 | {MSR_SE, "SE"}, | |
605 | {MSR_BE, "BE"}, | |
606 | #endif | |
06d67d54 PM |
607 | {MSR_IR, "IR"}, |
608 | {MSR_DR, "DR"}, | |
3bfd0c9c AB |
609 | {MSR_PMM, "PMM"}, |
610 | #ifndef CONFIG_BOOKE | |
611 | {MSR_RI, "RI"}, | |
612 | {MSR_LE, "LE"}, | |
613 | #endif | |
06d67d54 PM |
614 | {0, NULL} |
615 | }; | |
616 | ||
617 | static void printbits(unsigned long val, struct regbit *bits) | |
618 | { | |
619 | const char *sep = ""; | |
620 | ||
621 | printk("<"); | |
622 | for (; bits->bit; ++bits) | |
623 | if (val & bits->bit) { | |
624 | printk("%s%s", sep, bits->name); | |
625 | sep = ","; | |
626 | } | |
627 | printk(">"); | |
628 | } | |
629 | ||
630 | #ifdef CONFIG_PPC64 | |
f6f7dde3 | 631 | #define REG "%016lx" |
06d67d54 PM |
632 | #define REGS_PER_LINE 4 |
633 | #define LAST_VOLATILE 13 | |
634 | #else | |
f6f7dde3 | 635 | #define REG "%08lx" |
06d67d54 PM |
636 | #define REGS_PER_LINE 8 |
637 | #define LAST_VOLATILE 12 | |
638 | #endif | |
639 | ||
14cf11af PM |
640 | void show_regs(struct pt_regs * regs) |
641 | { | |
642 | int i, trap; | |
643 | ||
06d67d54 PM |
644 | printk("NIP: "REG" LR: "REG" CTR: "REG"\n", |
645 | regs->nip, regs->link, regs->ctr); | |
646 | printk("REGS: %p TRAP: %04lx %s (%s)\n", | |
96b644bd | 647 | regs, regs->trap, print_tainted(), init_utsname()->release); |
06d67d54 PM |
648 | printk("MSR: "REG" ", regs->msr); |
649 | printbits(regs->msr, msr_bits); | |
f6f7dde3 | 650 | printk(" CR: %08lx XER: %08lx\n", regs->ccr, regs->xer); |
7230c564 BH |
651 | #ifdef CONFIG_PPC64 |
652 | printk("SOFTE: %ld\n", regs->softe); | |
653 | #endif | |
14cf11af | 654 | trap = TRAP(regs); |
5115a026 MN |
655 | if ((regs->trap != 0xc00) && cpu_has_feature(CPU_FTR_CFAR)) |
656 | printk("CFAR: "REG"\n", regs->orig_gpr3); | |
14cf11af | 657 | if (trap == 0x300 || trap == 0x600) |
ba28c9aa | 658 | #if defined(CONFIG_4xx) || defined(CONFIG_BOOKE) |
14170789 KG |
659 | printk("DEAR: "REG", ESR: "REG"\n", regs->dar, regs->dsisr); |
660 | #else | |
7071854b | 661 | printk("DAR: "REG", DSISR: %08lx\n", regs->dar, regs->dsisr); |
14170789 | 662 | #endif |
06d67d54 | 663 | printk("TASK = %p[%d] '%s' THREAD: %p", |
19c5870c | 664 | current, task_pid_nr(current), current->comm, task_thread_info(current)); |
14cf11af PM |
665 | |
666 | #ifdef CONFIG_SMP | |
79ccd1be | 667 | printk(" CPU: %d", raw_smp_processor_id()); |
14cf11af PM |
668 | #endif /* CONFIG_SMP */ |
669 | ||
670 | for (i = 0; i < 32; i++) { | |
06d67d54 | 671 | if ((i % REGS_PER_LINE) == 0) |
a2367194 | 672 | printk("\nGPR%02d: ", i); |
06d67d54 PM |
673 | printk(REG " ", regs->gpr[i]); |
674 | if (i == LAST_VOLATILE && !FULL_REGS(regs)) | |
14cf11af PM |
675 | break; |
676 | } | |
677 | printk("\n"); | |
678 | #ifdef CONFIG_KALLSYMS | |
679 | /* | |
680 | * Lookup NIP late so we have the best change of getting the | |
681 | * above info out without failing | |
682 | */ | |
058c78f4 BH |
683 | printk("NIP ["REG"] %pS\n", regs->nip, (void *)regs->nip); |
684 | printk("LR ["REG"] %pS\n", regs->link, (void *)regs->link); | |
14cf11af PM |
685 | #endif |
686 | show_stack(current, (unsigned long *) regs->gpr[1]); | |
06d67d54 PM |
687 | if (!user_mode(regs)) |
688 | show_instructions(regs); | |
14cf11af PM |
689 | } |
690 | ||
691 | void exit_thread(void) | |
692 | { | |
48abec07 | 693 | discard_lazy_cpu_state(); |
14cf11af PM |
694 | } |
695 | ||
696 | void flush_thread(void) | |
697 | { | |
48abec07 | 698 | discard_lazy_cpu_state(); |
14cf11af | 699 | |
e0780b72 | 700 | #ifdef CONFIG_HAVE_HW_BREAKPOINT |
5aae8a53 | 701 | flush_ptrace_hw_breakpoint(current); |
e0780b72 | 702 | #else /* CONFIG_HAVE_HW_BREAKPOINT */ |
3bffb652 | 703 | set_debug_reg_defaults(¤t->thread); |
e0780b72 | 704 | #endif /* CONFIG_HAVE_HW_BREAKPOINT */ |
14cf11af PM |
705 | } |
706 | ||
707 | void | |
708 | release_thread(struct task_struct *t) | |
709 | { | |
710 | } | |
711 | ||
712 | /* | |
55ccf3fe SS |
713 | * this gets called so that we can store coprocessor state into memory and |
714 | * copy the current task into the new thread. | |
14cf11af | 715 | */ |
55ccf3fe | 716 | int arch_dup_task_struct(struct task_struct *dst, struct task_struct *src) |
14cf11af | 717 | { |
55ccf3fe SS |
718 | flush_fp_to_thread(src); |
719 | flush_altivec_to_thread(src); | |
720 | flush_vsx_to_thread(src); | |
721 | flush_spe_to_thread(src); | |
5aae8a53 | 722 | #ifdef CONFIG_HAVE_HW_BREAKPOINT |
55ccf3fe | 723 | flush_ptrace_hw_breakpoint(src); |
5aae8a53 | 724 | #endif /* CONFIG_HAVE_HW_BREAKPOINT */ |
55ccf3fe SS |
725 | |
726 | *dst = *src; | |
727 | return 0; | |
14cf11af PM |
728 | } |
729 | ||
730 | /* | |
731 | * Copy a thread.. | |
732 | */ | |
efcac658 AK |
733 | extern unsigned long dscr_default; /* defined in arch/powerpc/kernel/sysfs.c */ |
734 | ||
6f2c55b8 | 735 | int copy_thread(unsigned long clone_flags, unsigned long usp, |
afa86fc4 | 736 | unsigned long arg, struct task_struct *p) |
14cf11af PM |
737 | { |
738 | struct pt_regs *childregs, *kregs; | |
739 | extern void ret_from_fork(void); | |
58254e10 AV |
740 | extern void ret_from_kernel_thread(void); |
741 | void (*f)(void); | |
0cec6fd1 | 742 | unsigned long sp = (unsigned long)task_stack_page(p) + THREAD_SIZE; |
14cf11af | 743 | |
14cf11af PM |
744 | /* Copy registers */ |
745 | sp -= sizeof(struct pt_regs); | |
746 | childregs = (struct pt_regs *) sp; | |
ab75819d | 747 | if (unlikely(p->flags & PF_KTHREAD)) { |
138d1ce8 | 748 | struct thread_info *ti = (void *)task_stack_page(p); |
58254e10 | 749 | memset(childregs, 0, sizeof(struct pt_regs)); |
14cf11af | 750 | childregs->gpr[1] = sp + sizeof(struct pt_regs); |
53b50f94 | 751 | childregs->gpr[14] = usp; /* function */ |
58254e10 | 752 | #ifdef CONFIG_PPC64 |
b5e2fc1c | 753 | clear_tsk_thread_flag(p, TIF_32BIT); |
138d1ce8 | 754 | childregs->softe = 1; |
06d67d54 | 755 | #endif |
58254e10 | 756 | childregs->gpr[15] = arg; |
14cf11af | 757 | p->thread.regs = NULL; /* no user register state */ |
138d1ce8 | 758 | ti->flags |= _TIF_RESTOREALL; |
58254e10 | 759 | f = ret_from_kernel_thread; |
14cf11af | 760 | } else { |
afa86fc4 | 761 | struct pt_regs *regs = current_pt_regs(); |
58254e10 AV |
762 | CHECK_FULL_REGS(regs); |
763 | *childregs = *regs; | |
ea516b11 AV |
764 | if (usp) |
765 | childregs->gpr[1] = usp; | |
14cf11af | 766 | p->thread.regs = childregs; |
58254e10 | 767 | childregs->gpr[3] = 0; /* Result from fork() */ |
06d67d54 PM |
768 | if (clone_flags & CLONE_SETTLS) { |
769 | #ifdef CONFIG_PPC64 | |
9904b005 | 770 | if (!is_32bit_task()) |
06d67d54 PM |
771 | childregs->gpr[13] = childregs->gpr[6]; |
772 | else | |
773 | #endif | |
774 | childregs->gpr[2] = childregs->gpr[6]; | |
775 | } | |
58254e10 AV |
776 | |
777 | f = ret_from_fork; | |
14cf11af | 778 | } |
14cf11af | 779 | sp -= STACK_FRAME_OVERHEAD; |
14cf11af PM |
780 | |
781 | /* | |
782 | * The way this works is that at some point in the future | |
783 | * some task will call _switch to switch to the new task. | |
784 | * That will pop off the stack frame created below and start | |
785 | * the new task running at ret_from_fork. The new task will | |
786 | * do some house keeping and then return from the fork or clone | |
787 | * system call, using the stack frame created above. | |
788 | */ | |
789 | sp -= sizeof(struct pt_regs); | |
790 | kregs = (struct pt_regs *) sp; | |
791 | sp -= STACK_FRAME_OVERHEAD; | |
792 | p->thread.ksp = sp; | |
85218827 KG |
793 | p->thread.ksp_limit = (unsigned long)task_stack_page(p) + |
794 | _ALIGN_UP(sizeof(struct thread_info), 16); | |
14cf11af | 795 | |
94491685 | 796 | #ifdef CONFIG_PPC_STD_MMU_64 |
44ae3ab3 | 797 | if (mmu_has_feature(MMU_FTR_SLB)) { |
1189be65 | 798 | unsigned long sp_vsid; |
3c726f8d | 799 | unsigned long llp = mmu_psize_defs[mmu_linear_psize].sllp; |
06d67d54 | 800 | |
44ae3ab3 | 801 | if (mmu_has_feature(MMU_FTR_1T_SEGMENT)) |
1189be65 PM |
802 | sp_vsid = get_kernel_vsid(sp, MMU_SEGSIZE_1T) |
803 | << SLB_VSID_SHIFT_1T; | |
804 | else | |
805 | sp_vsid = get_kernel_vsid(sp, MMU_SEGSIZE_256M) | |
806 | << SLB_VSID_SHIFT; | |
3c726f8d | 807 | sp_vsid |= SLB_VSID_KERNEL | llp; |
06d67d54 PM |
808 | p->thread.ksp_vsid = sp_vsid; |
809 | } | |
747bea91 | 810 | #endif /* CONFIG_PPC_STD_MMU_64 */ |
efcac658 AK |
811 | #ifdef CONFIG_PPC64 |
812 | if (cpu_has_feature(CPU_FTR_DSCR)) { | |
1021cb26 AB |
813 | p->thread.dscr_inherit = current->thread.dscr_inherit; |
814 | p->thread.dscr = current->thread.dscr; | |
efcac658 | 815 | } |
92779245 HM |
816 | if (cpu_has_feature(CPU_FTR_HAS_PPR)) |
817 | p->thread.ppr = INIT_PPR; | |
efcac658 | 818 | #endif |
06d67d54 PM |
819 | /* |
820 | * The PPC64 ABI makes use of a TOC to contain function | |
821 | * pointers. The function (ret_from_except) is actually a pointer | |
822 | * to the TOC entry. The first entry is a pointer to the actual | |
823 | * function. | |
58254e10 | 824 | */ |
747bea91 | 825 | #ifdef CONFIG_PPC64 |
58254e10 | 826 | kregs->nip = *((unsigned long *)f); |
06d67d54 | 827 | #else |
58254e10 | 828 | kregs->nip = (unsigned long)f; |
06d67d54 | 829 | #endif |
14cf11af PM |
830 | return 0; |
831 | } | |
832 | ||
833 | /* | |
834 | * Set up a thread for executing a new program | |
835 | */ | |
06d67d54 | 836 | void start_thread(struct pt_regs *regs, unsigned long start, unsigned long sp) |
14cf11af | 837 | { |
90eac727 ME |
838 | #ifdef CONFIG_PPC64 |
839 | unsigned long load_addr = regs->gpr[2]; /* saved by ELF_PLAT_INIT */ | |
840 | #endif | |
841 | ||
06d67d54 PM |
842 | /* |
843 | * If we exec out of a kernel thread then thread.regs will not be | |
844 | * set. Do it now. | |
845 | */ | |
846 | if (!current->thread.regs) { | |
0cec6fd1 AV |
847 | struct pt_regs *regs = task_stack_page(current) + THREAD_SIZE; |
848 | current->thread.regs = regs - 1; | |
06d67d54 PM |
849 | } |
850 | ||
14cf11af PM |
851 | memset(regs->gpr, 0, sizeof(regs->gpr)); |
852 | regs->ctr = 0; | |
853 | regs->link = 0; | |
854 | regs->xer = 0; | |
855 | regs->ccr = 0; | |
14cf11af | 856 | regs->gpr[1] = sp; |
06d67d54 | 857 | |
474f8196 RM |
858 | /* |
859 | * We have just cleared all the nonvolatile GPRs, so make | |
860 | * FULL_REGS(regs) return true. This is necessary to allow | |
861 | * ptrace to examine the thread immediately after exec. | |
862 | */ | |
863 | regs->trap &= ~1UL; | |
864 | ||
06d67d54 PM |
865 | #ifdef CONFIG_PPC32 |
866 | regs->mq = 0; | |
867 | regs->nip = start; | |
14cf11af | 868 | regs->msr = MSR_USER; |
06d67d54 | 869 | #else |
9904b005 | 870 | if (!is_32bit_task()) { |
90eac727 | 871 | unsigned long entry, toc; |
06d67d54 PM |
872 | |
873 | /* start is a relocated pointer to the function descriptor for | |
874 | * the elf _start routine. The first entry in the function | |
875 | * descriptor is the entry address of _start and the second | |
876 | * entry is the TOC value we need to use. | |
877 | */ | |
878 | __get_user(entry, (unsigned long __user *)start); | |
879 | __get_user(toc, (unsigned long __user *)start+1); | |
880 | ||
881 | /* Check whether the e_entry function descriptor entries | |
882 | * need to be relocated before we can use them. | |
883 | */ | |
884 | if (load_addr != 0) { | |
885 | entry += load_addr; | |
886 | toc += load_addr; | |
887 | } | |
888 | regs->nip = entry; | |
889 | regs->gpr[2] = toc; | |
890 | regs->msr = MSR_USER64; | |
d4bf9a78 SR |
891 | } else { |
892 | regs->nip = start; | |
893 | regs->gpr[2] = 0; | |
894 | regs->msr = MSR_USER32; | |
06d67d54 PM |
895 | } |
896 | #endif | |
897 | ||
48abec07 | 898 | discard_lazy_cpu_state(); |
ce48b210 MN |
899 | #ifdef CONFIG_VSX |
900 | current->thread.used_vsr = 0; | |
901 | #endif | |
14cf11af | 902 | memset(current->thread.fpr, 0, sizeof(current->thread.fpr)); |
25c8a78b | 903 | current->thread.fpscr.val = 0; |
14cf11af PM |
904 | #ifdef CONFIG_ALTIVEC |
905 | memset(current->thread.vr, 0, sizeof(current->thread.vr)); | |
906 | memset(¤t->thread.vscr, 0, sizeof(current->thread.vscr)); | |
06d67d54 | 907 | current->thread.vscr.u[3] = 0x00010000; /* Java mode disabled */ |
14cf11af PM |
908 | current->thread.vrsave = 0; |
909 | current->thread.used_vr = 0; | |
910 | #endif /* CONFIG_ALTIVEC */ | |
911 | #ifdef CONFIG_SPE | |
912 | memset(current->thread.evr, 0, sizeof(current->thread.evr)); | |
913 | current->thread.acc = 0; | |
914 | current->thread.spefscr = 0; | |
915 | current->thread.used_spe = 0; | |
916 | #endif /* CONFIG_SPE */ | |
917 | } | |
918 | ||
919 | #define PR_FP_ALL_EXCEPT (PR_FP_EXC_DIV | PR_FP_EXC_OVF | PR_FP_EXC_UND \ | |
920 | | PR_FP_EXC_RES | PR_FP_EXC_INV) | |
921 | ||
922 | int set_fpexc_mode(struct task_struct *tsk, unsigned int val) | |
923 | { | |
924 | struct pt_regs *regs = tsk->thread.regs; | |
925 | ||
926 | /* This is a bit hairy. If we are an SPE enabled processor | |
927 | * (have embedded fp) we store the IEEE exception enable flags in | |
928 | * fpexc_mode. fpexc_mode is also used for setting FP exception | |
929 | * mode (asyn, precise, disabled) for 'Classic' FP. */ | |
930 | if (val & PR_FP_EXC_SW_ENABLE) { | |
931 | #ifdef CONFIG_SPE | |
5e14d21e KG |
932 | if (cpu_has_feature(CPU_FTR_SPE)) { |
933 | tsk->thread.fpexc_mode = val & | |
934 | (PR_FP_EXC_SW_ENABLE | PR_FP_ALL_EXCEPT); | |
935 | return 0; | |
936 | } else { | |
937 | return -EINVAL; | |
938 | } | |
14cf11af PM |
939 | #else |
940 | return -EINVAL; | |
941 | #endif | |
14cf11af | 942 | } |
06d67d54 PM |
943 | |
944 | /* on a CONFIG_SPE this does not hurt us. The bits that | |
945 | * __pack_fe01 use do not overlap with bits used for | |
946 | * PR_FP_EXC_SW_ENABLE. Additionally, the MSR[FE0,FE1] bits | |
947 | * on CONFIG_SPE implementations are reserved so writing to | |
948 | * them does not change anything */ | |
949 | if (val > PR_FP_EXC_PRECISE) | |
950 | return -EINVAL; | |
951 | tsk->thread.fpexc_mode = __pack_fe01(val); | |
952 | if (regs != NULL && (regs->msr & MSR_FP) != 0) | |
953 | regs->msr = (regs->msr & ~(MSR_FE0|MSR_FE1)) | |
954 | | tsk->thread.fpexc_mode; | |
14cf11af PM |
955 | return 0; |
956 | } | |
957 | ||
958 | int get_fpexc_mode(struct task_struct *tsk, unsigned long adr) | |
959 | { | |
960 | unsigned int val; | |
961 | ||
962 | if (tsk->thread.fpexc_mode & PR_FP_EXC_SW_ENABLE) | |
963 | #ifdef CONFIG_SPE | |
5e14d21e KG |
964 | if (cpu_has_feature(CPU_FTR_SPE)) |
965 | val = tsk->thread.fpexc_mode; | |
966 | else | |
967 | return -EINVAL; | |
14cf11af PM |
968 | #else |
969 | return -EINVAL; | |
970 | #endif | |
971 | else | |
972 | val = __unpack_fe01(tsk->thread.fpexc_mode); | |
973 | return put_user(val, (unsigned int __user *) adr); | |
974 | } | |
975 | ||
fab5db97 PM |
976 | int set_endian(struct task_struct *tsk, unsigned int val) |
977 | { | |
978 | struct pt_regs *regs = tsk->thread.regs; | |
979 | ||
980 | if ((val == PR_ENDIAN_LITTLE && !cpu_has_feature(CPU_FTR_REAL_LE)) || | |
981 | (val == PR_ENDIAN_PPC_LITTLE && !cpu_has_feature(CPU_FTR_PPC_LE))) | |
982 | return -EINVAL; | |
983 | ||
984 | if (regs == NULL) | |
985 | return -EINVAL; | |
986 | ||
987 | if (val == PR_ENDIAN_BIG) | |
988 | regs->msr &= ~MSR_LE; | |
989 | else if (val == PR_ENDIAN_LITTLE || val == PR_ENDIAN_PPC_LITTLE) | |
990 | regs->msr |= MSR_LE; | |
991 | else | |
992 | return -EINVAL; | |
993 | ||
994 | return 0; | |
995 | } | |
996 | ||
997 | int get_endian(struct task_struct *tsk, unsigned long adr) | |
998 | { | |
999 | struct pt_regs *regs = tsk->thread.regs; | |
1000 | unsigned int val; | |
1001 | ||
1002 | if (!cpu_has_feature(CPU_FTR_PPC_LE) && | |
1003 | !cpu_has_feature(CPU_FTR_REAL_LE)) | |
1004 | return -EINVAL; | |
1005 | ||
1006 | if (regs == NULL) | |
1007 | return -EINVAL; | |
1008 | ||
1009 | if (regs->msr & MSR_LE) { | |
1010 | if (cpu_has_feature(CPU_FTR_REAL_LE)) | |
1011 | val = PR_ENDIAN_LITTLE; | |
1012 | else | |
1013 | val = PR_ENDIAN_PPC_LITTLE; | |
1014 | } else | |
1015 | val = PR_ENDIAN_BIG; | |
1016 | ||
1017 | return put_user(val, (unsigned int __user *)adr); | |
1018 | } | |
1019 | ||
e9370ae1 PM |
1020 | int set_unalign_ctl(struct task_struct *tsk, unsigned int val) |
1021 | { | |
1022 | tsk->thread.align_ctl = val; | |
1023 | return 0; | |
1024 | } | |
1025 | ||
1026 | int get_unalign_ctl(struct task_struct *tsk, unsigned long adr) | |
1027 | { | |
1028 | return put_user(tsk->thread.align_ctl, (unsigned int __user *)adr); | |
1029 | } | |
1030 | ||
bb72c481 PM |
1031 | static inline int valid_irq_stack(unsigned long sp, struct task_struct *p, |
1032 | unsigned long nbytes) | |
1033 | { | |
1034 | unsigned long stack_page; | |
1035 | unsigned long cpu = task_cpu(p); | |
1036 | ||
1037 | /* | |
1038 | * Avoid crashing if the stack has overflowed and corrupted | |
1039 | * task_cpu(p), which is in the thread_info struct. | |
1040 | */ | |
1041 | if (cpu < NR_CPUS && cpu_possible(cpu)) { | |
1042 | stack_page = (unsigned long) hardirq_ctx[cpu]; | |
1043 | if (sp >= stack_page + sizeof(struct thread_struct) | |
1044 | && sp <= stack_page + THREAD_SIZE - nbytes) | |
1045 | return 1; | |
1046 | ||
1047 | stack_page = (unsigned long) softirq_ctx[cpu]; | |
1048 | if (sp >= stack_page + sizeof(struct thread_struct) | |
1049 | && sp <= stack_page + THREAD_SIZE - nbytes) | |
1050 | return 1; | |
1051 | } | |
1052 | return 0; | |
1053 | } | |
1054 | ||
2f25194d | 1055 | int validate_sp(unsigned long sp, struct task_struct *p, |
14cf11af PM |
1056 | unsigned long nbytes) |
1057 | { | |
0cec6fd1 | 1058 | unsigned long stack_page = (unsigned long)task_stack_page(p); |
14cf11af PM |
1059 | |
1060 | if (sp >= stack_page + sizeof(struct thread_struct) | |
1061 | && sp <= stack_page + THREAD_SIZE - nbytes) | |
1062 | return 1; | |
1063 | ||
bb72c481 | 1064 | return valid_irq_stack(sp, p, nbytes); |
14cf11af PM |
1065 | } |
1066 | ||
2f25194d AB |
1067 | EXPORT_SYMBOL(validate_sp); |
1068 | ||
14cf11af PM |
1069 | unsigned long get_wchan(struct task_struct *p) |
1070 | { | |
1071 | unsigned long ip, sp; | |
1072 | int count = 0; | |
1073 | ||
1074 | if (!p || p == current || p->state == TASK_RUNNING) | |
1075 | return 0; | |
1076 | ||
1077 | sp = p->thread.ksp; | |
ec2b36b9 | 1078 | if (!validate_sp(sp, p, STACK_FRAME_OVERHEAD)) |
14cf11af PM |
1079 | return 0; |
1080 | ||
1081 | do { | |
1082 | sp = *(unsigned long *)sp; | |
ec2b36b9 | 1083 | if (!validate_sp(sp, p, STACK_FRAME_OVERHEAD)) |
14cf11af PM |
1084 | return 0; |
1085 | if (count > 0) { | |
ec2b36b9 | 1086 | ip = ((unsigned long *)sp)[STACK_FRAME_LR_SAVE]; |
14cf11af PM |
1087 | if (!in_sched_functions(ip)) |
1088 | return ip; | |
1089 | } | |
1090 | } while (count++ < 16); | |
1091 | return 0; | |
1092 | } | |
06d67d54 | 1093 | |
c4d04be1 | 1094 | static int kstack_depth_to_print = CONFIG_PRINT_STACK_DEPTH; |
06d67d54 PM |
1095 | |
1096 | void show_stack(struct task_struct *tsk, unsigned long *stack) | |
1097 | { | |
1098 | unsigned long sp, ip, lr, newsp; | |
1099 | int count = 0; | |
1100 | int firstframe = 1; | |
6794c782 SR |
1101 | #ifdef CONFIG_FUNCTION_GRAPH_TRACER |
1102 | int curr_frame = current->curr_ret_stack; | |
1103 | extern void return_to_handler(void); | |
9135c3cc SR |
1104 | unsigned long rth = (unsigned long)return_to_handler; |
1105 | unsigned long mrth = -1; | |
6794c782 | 1106 | #ifdef CONFIG_PPC64 |
9135c3cc SR |
1107 | extern void mod_return_to_handler(void); |
1108 | rth = *(unsigned long *)rth; | |
1109 | mrth = (unsigned long)mod_return_to_handler; | |
1110 | mrth = *(unsigned long *)mrth; | |
6794c782 SR |
1111 | #endif |
1112 | #endif | |
06d67d54 PM |
1113 | |
1114 | sp = (unsigned long) stack; | |
1115 | if (tsk == NULL) | |
1116 | tsk = current; | |
1117 | if (sp == 0) { | |
1118 | if (tsk == current) | |
1119 | asm("mr %0,1" : "=r" (sp)); | |
1120 | else | |
1121 | sp = tsk->thread.ksp; | |
1122 | } | |
1123 | ||
1124 | lr = 0; | |
1125 | printk("Call Trace:\n"); | |
1126 | do { | |
ec2b36b9 | 1127 | if (!validate_sp(sp, tsk, STACK_FRAME_OVERHEAD)) |
06d67d54 PM |
1128 | return; |
1129 | ||
1130 | stack = (unsigned long *) sp; | |
1131 | newsp = stack[0]; | |
ec2b36b9 | 1132 | ip = stack[STACK_FRAME_LR_SAVE]; |
06d67d54 | 1133 | if (!firstframe || ip != lr) { |
058c78f4 | 1134 | printk("["REG"] ["REG"] %pS", sp, ip, (void *)ip); |
6794c782 | 1135 | #ifdef CONFIG_FUNCTION_GRAPH_TRACER |
9135c3cc | 1136 | if ((ip == rth || ip == mrth) && curr_frame >= 0) { |
6794c782 SR |
1137 | printk(" (%pS)", |
1138 | (void *)current->ret_stack[curr_frame].ret); | |
1139 | curr_frame--; | |
1140 | } | |
1141 | #endif | |
06d67d54 PM |
1142 | if (firstframe) |
1143 | printk(" (unreliable)"); | |
1144 | printk("\n"); | |
1145 | } | |
1146 | firstframe = 0; | |
1147 | ||
1148 | /* | |
1149 | * See if this is an exception frame. | |
1150 | * We look for the "regshere" marker in the current frame. | |
1151 | */ | |
ec2b36b9 BH |
1152 | if (validate_sp(sp, tsk, STACK_INT_FRAME_SIZE) |
1153 | && stack[STACK_FRAME_MARKER] == STACK_FRAME_REGS_MARKER) { | |
06d67d54 PM |
1154 | struct pt_regs *regs = (struct pt_regs *) |
1155 | (sp + STACK_FRAME_OVERHEAD); | |
06d67d54 | 1156 | lr = regs->link; |
058c78f4 BH |
1157 | printk("--- Exception: %lx at %pS\n LR = %pS\n", |
1158 | regs->trap, (void *)regs->nip, (void *)lr); | |
06d67d54 PM |
1159 | firstframe = 1; |
1160 | } | |
1161 | ||
1162 | sp = newsp; | |
1163 | } while (count++ < kstack_depth_to_print); | |
1164 | } | |
1165 | ||
1166 | void dump_stack(void) | |
1167 | { | |
1168 | show_stack(current, NULL); | |
1169 | } | |
1170 | EXPORT_SYMBOL(dump_stack); | |
cb2c9b27 AB |
1171 | |
1172 | #ifdef CONFIG_PPC64 | |
fe1952fc BH |
1173 | /* Called with hard IRQs off */ |
1174 | void __ppc64_runlatch_on(void) | |
cb2c9b27 | 1175 | { |
fe1952fc | 1176 | struct thread_info *ti = current_thread_info(); |
cb2c9b27 AB |
1177 | unsigned long ctrl; |
1178 | ||
fe1952fc BH |
1179 | ctrl = mfspr(SPRN_CTRLF); |
1180 | ctrl |= CTRL_RUNLATCH; | |
1181 | mtspr(SPRN_CTRLT, ctrl); | |
cb2c9b27 | 1182 | |
fae2e0fb | 1183 | ti->local_flags |= _TLF_RUNLATCH; |
cb2c9b27 AB |
1184 | } |
1185 | ||
fe1952fc | 1186 | /* Called with hard IRQs off */ |
4138d653 | 1187 | void __ppc64_runlatch_off(void) |
cb2c9b27 | 1188 | { |
fe1952fc | 1189 | struct thread_info *ti = current_thread_info(); |
cb2c9b27 AB |
1190 | unsigned long ctrl; |
1191 | ||
fae2e0fb | 1192 | ti->local_flags &= ~_TLF_RUNLATCH; |
cb2c9b27 | 1193 | |
4138d653 AB |
1194 | ctrl = mfspr(SPRN_CTRLF); |
1195 | ctrl &= ~CTRL_RUNLATCH; | |
1196 | mtspr(SPRN_CTRLT, ctrl); | |
cb2c9b27 | 1197 | } |
fe1952fc | 1198 | #endif /* CONFIG_PPC64 */ |
f6a61680 | 1199 | |
d839088c AB |
1200 | unsigned long arch_align_stack(unsigned long sp) |
1201 | { | |
1202 | if (!(current->personality & ADDR_NO_RANDOMIZE) && randomize_va_space) | |
1203 | sp -= get_random_int() & ~PAGE_MASK; | |
1204 | return sp & ~0xf; | |
1205 | } | |
912f9ee2 AB |
1206 | |
1207 | static inline unsigned long brk_rnd(void) | |
1208 | { | |
1209 | unsigned long rnd = 0; | |
1210 | ||
1211 | /* 8MB for 32bit, 1GB for 64bit */ | |
1212 | if (is_32bit_task()) | |
1213 | rnd = (long)(get_random_int() % (1<<(23-PAGE_SHIFT))); | |
1214 | else | |
1215 | rnd = (long)(get_random_int() % (1<<(30-PAGE_SHIFT))); | |
1216 | ||
1217 | return rnd << PAGE_SHIFT; | |
1218 | } | |
1219 | ||
1220 | unsigned long arch_randomize_brk(struct mm_struct *mm) | |
1221 | { | |
8bbde7a7 AB |
1222 | unsigned long base = mm->brk; |
1223 | unsigned long ret; | |
1224 | ||
ce7a35c7 | 1225 | #ifdef CONFIG_PPC_STD_MMU_64 |
8bbde7a7 AB |
1226 | /* |
1227 | * If we are using 1TB segments and we are allowed to randomise | |
1228 | * the heap, we can put it above 1TB so it is backed by a 1TB | |
1229 | * segment. Otherwise the heap will be in the bottom 1TB | |
1230 | * which always uses 256MB segments and this may result in a | |
1231 | * performance penalty. | |
1232 | */ | |
1233 | if (!is_32bit_task() && (mmu_highuser_ssize == MMU_SEGSIZE_1T)) | |
1234 | base = max_t(unsigned long, mm->brk, 1UL << SID_SHIFT_1T); | |
1235 | #endif | |
1236 | ||
1237 | ret = PAGE_ALIGN(base + brk_rnd()); | |
912f9ee2 AB |
1238 | |
1239 | if (ret < mm->brk) | |
1240 | return mm->brk; | |
1241 | ||
1242 | return ret; | |
1243 | } | |
501cb16d AB |
1244 | |
1245 | unsigned long randomize_et_dyn(unsigned long base) | |
1246 | { | |
1247 | unsigned long ret = PAGE_ALIGN(base + brk_rnd()); | |
1248 | ||
1249 | if (ret < base) | |
1250 | return base; | |
1251 | ||
1252 | return ret; | |
1253 | } |