]>
Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
1da177e4 LT |
2 | * PowerPC version |
3 | * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org) | |
4 | * | |
5 | * Derived from "arch/m68k/kernel/ptrace.c" | |
6 | * Copyright (C) 1994 by Hamish Macdonald | |
7 | * Taken from linux/kernel/ptrace.c and modified for M680x0. | |
8 | * linux/kernel/ptrace.c is by Ross Biro 1/23/92, edited by Linus Torvalds | |
9 | * | |
10 | * Modified by Cort Dougan (cort@hq.fsmlabs.com) | |
b123923d | 11 | * and Paul Mackerras (paulus@samba.org). |
1da177e4 LT |
12 | * |
13 | * This file is subject to the terms and conditions of the GNU General | |
14 | * Public License. See the file README.legal in the main directory of | |
15 | * this archive for more details. | |
16 | */ | |
17 | ||
18 | #include <linux/kernel.h> | |
19 | #include <linux/sched.h> | |
20 | #include <linux/mm.h> | |
21 | #include <linux/smp.h> | |
1da177e4 LT |
22 | #include <linux/errno.h> |
23 | #include <linux/ptrace.h> | |
f65255e8 | 24 | #include <linux/regset.h> |
4f72c427 | 25 | #include <linux/tracehook.h> |
3caf06c6 | 26 | #include <linux/elf.h> |
1da177e4 LT |
27 | #include <linux/user.h> |
28 | #include <linux/security.h> | |
7ed20e1a | 29 | #include <linux/signal.h> |
ea9c102c DW |
30 | #include <linux/seccomp.h> |
31 | #include <linux/audit.h> | |
02424d89 | 32 | #include <trace/syscall.h> |
5aae8a53 P |
33 | #include <linux/hw_breakpoint.h> |
34 | #include <linux/perf_event.h> | |
1da177e4 LT |
35 | |
36 | #include <asm/uaccess.h> | |
37 | #include <asm/page.h> | |
38 | #include <asm/pgtable.h> | |
ae3a197e | 39 | #include <asm/switch_to.h> |
21a62902 | 40 | |
02424d89 IM |
41 | #define CREATE_TRACE_POINTS |
42 | #include <trace/events/syscalls.h> | |
43 | ||
359e4284 MS |
44 | /* |
45 | * The parameter save area on the stack is used to store arguments being passed | |
46 | * to callee function and is located at fixed offset from stack pointer. | |
47 | */ | |
48 | #ifdef CONFIG_PPC32 | |
49 | #define PARAMETER_SAVE_AREA_OFFSET 24 /* bytes */ | |
50 | #else /* CONFIG_PPC32 */ | |
51 | #define PARAMETER_SAVE_AREA_OFFSET 48 /* bytes */ | |
52 | #endif | |
53 | ||
54 | struct pt_regs_offset { | |
55 | const char *name; | |
56 | int offset; | |
57 | }; | |
58 | ||
59 | #define STR(s) #s /* convert to string */ | |
60 | #define REG_OFFSET_NAME(r) {.name = #r, .offset = offsetof(struct pt_regs, r)} | |
61 | #define GPR_OFFSET_NAME(num) \ | |
62 | {.name = STR(gpr##num), .offset = offsetof(struct pt_regs, gpr[num])} | |
63 | #define REG_OFFSET_END {.name = NULL, .offset = 0} | |
64 | ||
65 | static const struct pt_regs_offset regoffset_table[] = { | |
66 | GPR_OFFSET_NAME(0), | |
67 | GPR_OFFSET_NAME(1), | |
68 | GPR_OFFSET_NAME(2), | |
69 | GPR_OFFSET_NAME(3), | |
70 | GPR_OFFSET_NAME(4), | |
71 | GPR_OFFSET_NAME(5), | |
72 | GPR_OFFSET_NAME(6), | |
73 | GPR_OFFSET_NAME(7), | |
74 | GPR_OFFSET_NAME(8), | |
75 | GPR_OFFSET_NAME(9), | |
76 | GPR_OFFSET_NAME(10), | |
77 | GPR_OFFSET_NAME(11), | |
78 | GPR_OFFSET_NAME(12), | |
79 | GPR_OFFSET_NAME(13), | |
80 | GPR_OFFSET_NAME(14), | |
81 | GPR_OFFSET_NAME(15), | |
82 | GPR_OFFSET_NAME(16), | |
83 | GPR_OFFSET_NAME(17), | |
84 | GPR_OFFSET_NAME(18), | |
85 | GPR_OFFSET_NAME(19), | |
86 | GPR_OFFSET_NAME(20), | |
87 | GPR_OFFSET_NAME(21), | |
88 | GPR_OFFSET_NAME(22), | |
89 | GPR_OFFSET_NAME(23), | |
90 | GPR_OFFSET_NAME(24), | |
91 | GPR_OFFSET_NAME(25), | |
92 | GPR_OFFSET_NAME(26), | |
93 | GPR_OFFSET_NAME(27), | |
94 | GPR_OFFSET_NAME(28), | |
95 | GPR_OFFSET_NAME(29), | |
96 | GPR_OFFSET_NAME(30), | |
97 | GPR_OFFSET_NAME(31), | |
98 | REG_OFFSET_NAME(nip), | |
99 | REG_OFFSET_NAME(msr), | |
100 | REG_OFFSET_NAME(ctr), | |
101 | REG_OFFSET_NAME(link), | |
102 | REG_OFFSET_NAME(xer), | |
103 | REG_OFFSET_NAME(ccr), | |
104 | #ifdef CONFIG_PPC64 | |
105 | REG_OFFSET_NAME(softe), | |
106 | #else | |
107 | REG_OFFSET_NAME(mq), | |
108 | #endif | |
109 | REG_OFFSET_NAME(trap), | |
110 | REG_OFFSET_NAME(dar), | |
111 | REG_OFFSET_NAME(dsisr), | |
112 | REG_OFFSET_END, | |
113 | }; | |
114 | ||
115 | /** | |
116 | * regs_query_register_offset() - query register offset from its name | |
117 | * @name: the name of a register | |
118 | * | |
119 | * regs_query_register_offset() returns the offset of a register in struct | |
120 | * pt_regs from its name. If the name is invalid, this returns -EINVAL; | |
121 | */ | |
122 | int regs_query_register_offset(const char *name) | |
123 | { | |
124 | const struct pt_regs_offset *roff; | |
125 | for (roff = regoffset_table; roff->name != NULL; roff++) | |
126 | if (!strcmp(roff->name, name)) | |
127 | return roff->offset; | |
128 | return -EINVAL; | |
129 | } | |
130 | ||
131 | /** | |
132 | * regs_query_register_name() - query register name from its offset | |
133 | * @offset: the offset of a register in struct pt_regs. | |
134 | * | |
135 | * regs_query_register_name() returns the name of a register from its | |
136 | * offset in struct pt_regs. If the @offset is invalid, this returns NULL; | |
137 | */ | |
138 | const char *regs_query_register_name(unsigned int offset) | |
139 | { | |
140 | const struct pt_regs_offset *roff; | |
141 | for (roff = regoffset_table; roff->name != NULL; roff++) | |
142 | if (roff->offset == offset) | |
143 | return roff->name; | |
144 | return NULL; | |
145 | } | |
146 | ||
abd06505 BH |
147 | /* |
148 | * does not yet catch signals sent when the child dies. | |
149 | * in exit.c or in signal.c. | |
150 | */ | |
151 | ||
152 | /* | |
153 | * Set of msr bits that gdb can change on behalf of a process. | |
154 | */ | |
172ae2e7 | 155 | #ifdef CONFIG_PPC_ADV_DEBUG_REGS |
abd06505 | 156 | #define MSR_DEBUGCHANGE 0 |
1da177e4 | 157 | #else |
abd06505 | 158 | #define MSR_DEBUGCHANGE (MSR_SE | MSR_BE) |
1da177e4 | 159 | #endif |
acd89828 | 160 | |
1da177e4 | 161 | /* |
abd06505 | 162 | * Max register writeable via put_reg |
1da177e4 | 163 | */ |
abd06505 BH |
164 | #ifdef CONFIG_PPC32 |
165 | #define PT_MAX_PUT_REG PT_MQ | |
166 | #else | |
167 | #define PT_MAX_PUT_REG PT_CCR | |
168 | #endif | |
1da177e4 | 169 | |
26f77130 RM |
170 | static unsigned long get_user_msr(struct task_struct *task) |
171 | { | |
172 | return task->thread.regs->msr | task->thread.fpexc_mode; | |
173 | } | |
174 | ||
175 | static int set_user_msr(struct task_struct *task, unsigned long msr) | |
176 | { | |
177 | task->thread.regs->msr &= ~MSR_DEBUGCHANGE; | |
178 | task->thread.regs->msr |= msr & MSR_DEBUGCHANGE; | |
179 | return 0; | |
180 | } | |
181 | ||
182 | /* | |
183 | * We prevent mucking around with the reserved area of trap | |
184 | * which are used internally by the kernel. | |
185 | */ | |
186 | static int set_user_trap(struct task_struct *task, unsigned long trap) | |
187 | { | |
188 | task->thread.regs->trap = trap & 0xfff0; | |
189 | return 0; | |
190 | } | |
191 | ||
865418d8 BH |
192 | /* |
193 | * Get contents of register REGNO in task TASK. | |
194 | */ | |
195 | unsigned long ptrace_get_reg(struct task_struct *task, int regno) | |
196 | { | |
865418d8 BH |
197 | if (task->thread.regs == NULL) |
198 | return -EIO; | |
199 | ||
26f77130 RM |
200 | if (regno == PT_MSR) |
201 | return get_user_msr(task); | |
865418d8 BH |
202 | |
203 | if (regno < (sizeof(struct pt_regs) / sizeof(unsigned long))) | |
204 | return ((unsigned long *)task->thread.regs)[regno]; | |
205 | ||
206 | return -EIO; | |
207 | } | |
208 | ||
209 | /* | |
210 | * Write contents of register REGNO in task TASK. | |
211 | */ | |
212 | int ptrace_put_reg(struct task_struct *task, int regno, unsigned long data) | |
213 | { | |
214 | if (task->thread.regs == NULL) | |
215 | return -EIO; | |
216 | ||
26f77130 RM |
217 | if (regno == PT_MSR) |
218 | return set_user_msr(task, data); | |
219 | if (regno == PT_TRAP) | |
220 | return set_user_trap(task, data); | |
221 | ||
222 | if (regno <= PT_MAX_PUT_REG) { | |
865418d8 BH |
223 | ((unsigned long *)task->thread.regs)[regno] = data; |
224 | return 0; | |
225 | } | |
226 | return -EIO; | |
227 | } | |
228 | ||
44dd3f50 RM |
229 | static int gpr_get(struct task_struct *target, const struct user_regset *regset, |
230 | unsigned int pos, unsigned int count, | |
231 | void *kbuf, void __user *ubuf) | |
232 | { | |
a71f5d5d | 233 | int i, ret; |
44dd3f50 RM |
234 | |
235 | if (target->thread.regs == NULL) | |
236 | return -EIO; | |
237 | ||
a71f5d5d MW |
238 | if (!FULL_REGS(target->thread.regs)) { |
239 | /* We have a partial register set. Fill 14-31 with bogus values */ | |
240 | for (i = 14; i < 32; i++) | |
241 | target->thread.regs->gpr[i] = NV_REG_POISON; | |
242 | } | |
44dd3f50 RM |
243 | |
244 | ret = user_regset_copyout(&pos, &count, &kbuf, &ubuf, | |
245 | target->thread.regs, | |
246 | 0, offsetof(struct pt_regs, msr)); | |
247 | if (!ret) { | |
248 | unsigned long msr = get_user_msr(target); | |
249 | ret = user_regset_copyout(&pos, &count, &kbuf, &ubuf, &msr, | |
250 | offsetof(struct pt_regs, msr), | |
251 | offsetof(struct pt_regs, msr) + | |
252 | sizeof(msr)); | |
253 | } | |
254 | ||
255 | BUILD_BUG_ON(offsetof(struct pt_regs, orig_gpr3) != | |
256 | offsetof(struct pt_regs, msr) + sizeof(long)); | |
257 | ||
258 | if (!ret) | |
259 | ret = user_regset_copyout(&pos, &count, &kbuf, &ubuf, | |
260 | &target->thread.regs->orig_gpr3, | |
261 | offsetof(struct pt_regs, orig_gpr3), | |
262 | sizeof(struct pt_regs)); | |
263 | if (!ret) | |
264 | ret = user_regset_copyout_zero(&pos, &count, &kbuf, &ubuf, | |
265 | sizeof(struct pt_regs), -1); | |
266 | ||
267 | return ret; | |
268 | } | |
269 | ||
270 | static int gpr_set(struct task_struct *target, const struct user_regset *regset, | |
271 | unsigned int pos, unsigned int count, | |
272 | const void *kbuf, const void __user *ubuf) | |
273 | { | |
274 | unsigned long reg; | |
275 | int ret; | |
276 | ||
277 | if (target->thread.regs == NULL) | |
278 | return -EIO; | |
279 | ||
280 | CHECK_FULL_REGS(target->thread.regs); | |
281 | ||
282 | ret = user_regset_copyin(&pos, &count, &kbuf, &ubuf, | |
283 | target->thread.regs, | |
284 | 0, PT_MSR * sizeof(reg)); | |
285 | ||
286 | if (!ret && count > 0) { | |
287 | ret = user_regset_copyin(&pos, &count, &kbuf, &ubuf, ®, | |
288 | PT_MSR * sizeof(reg), | |
289 | (PT_MSR + 1) * sizeof(reg)); | |
290 | if (!ret) | |
291 | ret = set_user_msr(target, reg); | |
292 | } | |
293 | ||
294 | BUILD_BUG_ON(offsetof(struct pt_regs, orig_gpr3) != | |
295 | offsetof(struct pt_regs, msr) + sizeof(long)); | |
296 | ||
297 | if (!ret) | |
298 | ret = user_regset_copyin(&pos, &count, &kbuf, &ubuf, | |
299 | &target->thread.regs->orig_gpr3, | |
300 | PT_ORIG_R3 * sizeof(reg), | |
301 | (PT_MAX_PUT_REG + 1) * sizeof(reg)); | |
302 | ||
303 | if (PT_MAX_PUT_REG + 1 < PT_TRAP && !ret) | |
304 | ret = user_regset_copyin_ignore( | |
305 | &pos, &count, &kbuf, &ubuf, | |
306 | (PT_MAX_PUT_REG + 1) * sizeof(reg), | |
307 | PT_TRAP * sizeof(reg)); | |
308 | ||
309 | if (!ret && count > 0) { | |
310 | ret = user_regset_copyin(&pos, &count, &kbuf, &ubuf, ®, | |
311 | PT_TRAP * sizeof(reg), | |
312 | (PT_TRAP + 1) * sizeof(reg)); | |
313 | if (!ret) | |
314 | ret = set_user_trap(target, reg); | |
315 | } | |
316 | ||
317 | if (!ret) | |
318 | ret = user_regset_copyin_ignore( | |
319 | &pos, &count, &kbuf, &ubuf, | |
320 | (PT_TRAP + 1) * sizeof(reg), -1); | |
321 | ||
322 | return ret; | |
323 | } | |
865418d8 | 324 | |
f65255e8 RM |
325 | static int fpr_get(struct task_struct *target, const struct user_regset *regset, |
326 | unsigned int pos, unsigned int count, | |
327 | void *kbuf, void __user *ubuf) | |
328 | { | |
c6e6771b MN |
329 | #ifdef CONFIG_VSX |
330 | double buf[33]; | |
331 | int i; | |
332 | #endif | |
f65255e8 RM |
333 | flush_fp_to_thread(target); |
334 | ||
c6e6771b MN |
335 | #ifdef CONFIG_VSX |
336 | /* copy to local buffer then write that out */ | |
337 | for (i = 0; i < 32 ; i++) | |
338 | buf[i] = target->thread.TS_FPR(i); | |
339 | memcpy(&buf[32], &target->thread.fpscr, sizeof(double)); | |
340 | return user_regset_copyout(&pos, &count, &kbuf, &ubuf, buf, 0, -1); | |
341 | ||
342 | #else | |
f65255e8 | 343 | BUILD_BUG_ON(offsetof(struct thread_struct, fpscr) != |
9c75a31c | 344 | offsetof(struct thread_struct, TS_FPR(32))); |
f65255e8 RM |
345 | |
346 | return user_regset_copyout(&pos, &count, &kbuf, &ubuf, | |
347 | &target->thread.fpr, 0, -1); | |
c6e6771b | 348 | #endif |
f65255e8 RM |
349 | } |
350 | ||
351 | static int fpr_set(struct task_struct *target, const struct user_regset *regset, | |
352 | unsigned int pos, unsigned int count, | |
353 | const void *kbuf, const void __user *ubuf) | |
354 | { | |
c6e6771b MN |
355 | #ifdef CONFIG_VSX |
356 | double buf[33]; | |
357 | int i; | |
358 | #endif | |
f65255e8 RM |
359 | flush_fp_to_thread(target); |
360 | ||
c6e6771b MN |
361 | #ifdef CONFIG_VSX |
362 | /* copy to local buffer then write that out */ | |
363 | i = user_regset_copyin(&pos, &count, &kbuf, &ubuf, buf, 0, -1); | |
364 | if (i) | |
365 | return i; | |
366 | for (i = 0; i < 32 ; i++) | |
367 | target->thread.TS_FPR(i) = buf[i]; | |
368 | memcpy(&target->thread.fpscr, &buf[32], sizeof(double)); | |
369 | return 0; | |
370 | #else | |
f65255e8 | 371 | BUILD_BUG_ON(offsetof(struct thread_struct, fpscr) != |
9c75a31c | 372 | offsetof(struct thread_struct, TS_FPR(32))); |
f65255e8 RM |
373 | |
374 | return user_regset_copyin(&pos, &count, &kbuf, &ubuf, | |
375 | &target->thread.fpr, 0, -1); | |
c6e6771b | 376 | #endif |
f65255e8 RM |
377 | } |
378 | ||
865418d8 BH |
379 | #ifdef CONFIG_ALTIVEC |
380 | /* | |
381 | * Get/set all the altivec registers vr0..vr31, vscr, vrsave, in one go. | |
382 | * The transfer totals 34 quadword. Quadwords 0-31 contain the | |
383 | * corresponding vector registers. Quadword 32 contains the vscr as the | |
384 | * last word (offset 12) within that quadword. Quadword 33 contains the | |
385 | * vrsave as the first word (offset 0) within the quadword. | |
386 | * | |
387 | * This definition of the VMX state is compatible with the current PPC32 | |
388 | * ptrace interface. This allows signal handling and ptrace to use the | |
389 | * same structures. This also simplifies the implementation of a bi-arch | |
390 | * (combined (32- and 64-bit) gdb. | |
391 | */ | |
392 | ||
3caf06c6 RM |
393 | static int vr_active(struct task_struct *target, |
394 | const struct user_regset *regset) | |
395 | { | |
396 | flush_altivec_to_thread(target); | |
397 | return target->thread.used_vr ? regset->n : 0; | |
398 | } | |
399 | ||
400 | static int vr_get(struct task_struct *target, const struct user_regset *regset, | |
401 | unsigned int pos, unsigned int count, | |
402 | void *kbuf, void __user *ubuf) | |
403 | { | |
404 | int ret; | |
405 | ||
406 | flush_altivec_to_thread(target); | |
407 | ||
408 | BUILD_BUG_ON(offsetof(struct thread_struct, vscr) != | |
409 | offsetof(struct thread_struct, vr[32])); | |
410 | ||
411 | ret = user_regset_copyout(&pos, &count, &kbuf, &ubuf, | |
412 | &target->thread.vr, 0, | |
413 | 33 * sizeof(vector128)); | |
414 | if (!ret) { | |
415 | /* | |
416 | * Copy out only the low-order word of vrsave. | |
417 | */ | |
418 | union { | |
419 | elf_vrreg_t reg; | |
420 | u32 word; | |
421 | } vrsave; | |
422 | memset(&vrsave, 0, sizeof(vrsave)); | |
423 | vrsave.word = target->thread.vrsave; | |
424 | ret = user_regset_copyout(&pos, &count, &kbuf, &ubuf, &vrsave, | |
425 | 33 * sizeof(vector128), -1); | |
426 | } | |
427 | ||
428 | return ret; | |
429 | } | |
430 | ||
431 | static int vr_set(struct task_struct *target, const struct user_regset *regset, | |
432 | unsigned int pos, unsigned int count, | |
433 | const void *kbuf, const void __user *ubuf) | |
434 | { | |
435 | int ret; | |
436 | ||
437 | flush_altivec_to_thread(target); | |
438 | ||
439 | BUILD_BUG_ON(offsetof(struct thread_struct, vscr) != | |
440 | offsetof(struct thread_struct, vr[32])); | |
441 | ||
442 | ret = user_regset_copyin(&pos, &count, &kbuf, &ubuf, | |
443 | &target->thread.vr, 0, 33 * sizeof(vector128)); | |
444 | if (!ret && count > 0) { | |
445 | /* | |
446 | * We use only the first word of vrsave. | |
447 | */ | |
448 | union { | |
449 | elf_vrreg_t reg; | |
450 | u32 word; | |
451 | } vrsave; | |
452 | memset(&vrsave, 0, sizeof(vrsave)); | |
453 | vrsave.word = target->thread.vrsave; | |
454 | ret = user_regset_copyin(&pos, &count, &kbuf, &ubuf, &vrsave, | |
455 | 33 * sizeof(vector128), -1); | |
456 | if (!ret) | |
457 | target->thread.vrsave = vrsave.word; | |
458 | } | |
459 | ||
460 | return ret; | |
461 | } | |
865418d8 BH |
462 | #endif /* CONFIG_ALTIVEC */ |
463 | ||
ce48b210 MN |
464 | #ifdef CONFIG_VSX |
465 | /* | |
466 | * Currently to set and and get all the vsx state, you need to call | |
25985edc | 467 | * the fp and VMX calls as well. This only get/sets the lower 32 |
ce48b210 MN |
468 | * 128bit VSX registers. |
469 | */ | |
470 | ||
471 | static int vsr_active(struct task_struct *target, | |
472 | const struct user_regset *regset) | |
473 | { | |
474 | flush_vsx_to_thread(target); | |
475 | return target->thread.used_vsr ? regset->n : 0; | |
476 | } | |
477 | ||
478 | static int vsr_get(struct task_struct *target, const struct user_regset *regset, | |
479 | unsigned int pos, unsigned int count, | |
480 | void *kbuf, void __user *ubuf) | |
481 | { | |
f3e909c2 MN |
482 | double buf[32]; |
483 | int ret, i; | |
ce48b210 MN |
484 | |
485 | flush_vsx_to_thread(target); | |
486 | ||
f3e909c2 | 487 | for (i = 0; i < 32 ; i++) |
7d2a175b | 488 | buf[i] = target->thread.fpr[i][TS_VSRLOWOFFSET]; |
ce48b210 | 489 | ret = user_regset_copyout(&pos, &count, &kbuf, &ubuf, |
f3e909c2 | 490 | buf, 0, 32 * sizeof(double)); |
ce48b210 MN |
491 | |
492 | return ret; | |
493 | } | |
494 | ||
495 | static int vsr_set(struct task_struct *target, const struct user_regset *regset, | |
496 | unsigned int pos, unsigned int count, | |
497 | const void *kbuf, const void __user *ubuf) | |
498 | { | |
f3e909c2 MN |
499 | double buf[32]; |
500 | int ret,i; | |
ce48b210 MN |
501 | |
502 | flush_vsx_to_thread(target); | |
503 | ||
504 | ret = user_regset_copyin(&pos, &count, &kbuf, &ubuf, | |
f3e909c2 MN |
505 | buf, 0, 32 * sizeof(double)); |
506 | for (i = 0; i < 32 ; i++) | |
7d2a175b | 507 | target->thread.fpr[i][TS_VSRLOWOFFSET] = buf[i]; |
f3e909c2 | 508 | |
ce48b210 MN |
509 | |
510 | return ret; | |
511 | } | |
512 | #endif /* CONFIG_VSX */ | |
513 | ||
865418d8 BH |
514 | #ifdef CONFIG_SPE |
515 | ||
516 | /* | |
517 | * For get_evrregs/set_evrregs functions 'data' has the following layout: | |
518 | * | |
519 | * struct { | |
520 | * u32 evr[32]; | |
521 | * u64 acc; | |
522 | * u32 spefscr; | |
523 | * } | |
524 | */ | |
525 | ||
a4e4b175 RM |
526 | static int evr_active(struct task_struct *target, |
527 | const struct user_regset *regset) | |
865418d8 | 528 | { |
a4e4b175 RM |
529 | flush_spe_to_thread(target); |
530 | return target->thread.used_spe ? regset->n : 0; | |
531 | } | |
865418d8 | 532 | |
a4e4b175 RM |
533 | static int evr_get(struct task_struct *target, const struct user_regset *regset, |
534 | unsigned int pos, unsigned int count, | |
535 | void *kbuf, void __user *ubuf) | |
536 | { | |
537 | int ret; | |
865418d8 | 538 | |
a4e4b175 | 539 | flush_spe_to_thread(target); |
865418d8 | 540 | |
a4e4b175 RM |
541 | ret = user_regset_copyout(&pos, &count, &kbuf, &ubuf, |
542 | &target->thread.evr, | |
543 | 0, sizeof(target->thread.evr)); | |
865418d8 | 544 | |
a4e4b175 RM |
545 | BUILD_BUG_ON(offsetof(struct thread_struct, acc) + sizeof(u64) != |
546 | offsetof(struct thread_struct, spefscr)); | |
547 | ||
548 | if (!ret) | |
549 | ret = user_regset_copyout(&pos, &count, &kbuf, &ubuf, | |
550 | &target->thread.acc, | |
551 | sizeof(target->thread.evr), -1); | |
552 | ||
553 | return ret; | |
554 | } | |
555 | ||
556 | static int evr_set(struct task_struct *target, const struct user_regset *regset, | |
557 | unsigned int pos, unsigned int count, | |
558 | const void *kbuf, const void __user *ubuf) | |
559 | { | |
560 | int ret; | |
561 | ||
562 | flush_spe_to_thread(target); | |
563 | ||
564 | ret = user_regset_copyin(&pos, &count, &kbuf, &ubuf, | |
565 | &target->thread.evr, | |
566 | 0, sizeof(target->thread.evr)); | |
865418d8 | 567 | |
a4e4b175 RM |
568 | BUILD_BUG_ON(offsetof(struct thread_struct, acc) + sizeof(u64) != |
569 | offsetof(struct thread_struct, spefscr)); | |
570 | ||
571 | if (!ret) | |
572 | ret = user_regset_copyin(&pos, &count, &kbuf, &ubuf, | |
573 | &target->thread.acc, | |
574 | sizeof(target->thread.evr), -1); | |
575 | ||
576 | return ret; | |
865418d8 | 577 | } |
865418d8 BH |
578 | #endif /* CONFIG_SPE */ |
579 | ||
580 | ||
80fdf470 RM |
581 | /* |
582 | * These are our native regset flavors. | |
583 | */ | |
584 | enum powerpc_regset { | |
585 | REGSET_GPR, | |
586 | REGSET_FPR, | |
587 | #ifdef CONFIG_ALTIVEC | |
588 | REGSET_VMX, | |
589 | #endif | |
ce48b210 MN |
590 | #ifdef CONFIG_VSX |
591 | REGSET_VSX, | |
592 | #endif | |
80fdf470 RM |
593 | #ifdef CONFIG_SPE |
594 | REGSET_SPE, | |
595 | #endif | |
596 | }; | |
597 | ||
598 | static const struct user_regset native_regsets[] = { | |
599 | [REGSET_GPR] = { | |
600 | .core_note_type = NT_PRSTATUS, .n = ELF_NGREG, | |
601 | .size = sizeof(long), .align = sizeof(long), | |
602 | .get = gpr_get, .set = gpr_set | |
603 | }, | |
604 | [REGSET_FPR] = { | |
605 | .core_note_type = NT_PRFPREG, .n = ELF_NFPREG, | |
606 | .size = sizeof(double), .align = sizeof(double), | |
607 | .get = fpr_get, .set = fpr_set | |
608 | }, | |
609 | #ifdef CONFIG_ALTIVEC | |
610 | [REGSET_VMX] = { | |
611 | .core_note_type = NT_PPC_VMX, .n = 34, | |
612 | .size = sizeof(vector128), .align = sizeof(vector128), | |
613 | .active = vr_active, .get = vr_get, .set = vr_set | |
614 | }, | |
615 | #endif | |
ce48b210 MN |
616 | #ifdef CONFIG_VSX |
617 | [REGSET_VSX] = { | |
f3e909c2 MN |
618 | .core_note_type = NT_PPC_VSX, .n = 32, |
619 | .size = sizeof(double), .align = sizeof(double), | |
ce48b210 MN |
620 | .active = vsr_active, .get = vsr_get, .set = vsr_set |
621 | }, | |
622 | #endif | |
80fdf470 RM |
623 | #ifdef CONFIG_SPE |
624 | [REGSET_SPE] = { | |
625 | .n = 35, | |
626 | .size = sizeof(u32), .align = sizeof(u32), | |
627 | .active = evr_active, .get = evr_get, .set = evr_set | |
628 | }, | |
629 | #endif | |
630 | }; | |
631 | ||
632 | static const struct user_regset_view user_ppc_native_view = { | |
633 | .name = UTS_MACHINE, .e_machine = ELF_ARCH, .ei_osabi = ELF_OSABI, | |
634 | .regsets = native_regsets, .n = ARRAY_SIZE(native_regsets) | |
635 | }; | |
636 | ||
fa8f5cb0 RM |
637 | #ifdef CONFIG_PPC64 |
638 | #include <linux/compat.h> | |
639 | ||
640 | static int gpr32_get(struct task_struct *target, | |
641 | const struct user_regset *regset, | |
642 | unsigned int pos, unsigned int count, | |
643 | void *kbuf, void __user *ubuf) | |
644 | { | |
645 | const unsigned long *regs = &target->thread.regs->gpr[0]; | |
646 | compat_ulong_t *k = kbuf; | |
647 | compat_ulong_t __user *u = ubuf; | |
648 | compat_ulong_t reg; | |
a71f5d5d | 649 | int i; |
fa8f5cb0 RM |
650 | |
651 | if (target->thread.regs == NULL) | |
652 | return -EIO; | |
653 | ||
a71f5d5d MW |
654 | if (!FULL_REGS(target->thread.regs)) { |
655 | /* We have a partial register set. Fill 14-31 with bogus values */ | |
656 | for (i = 14; i < 32; i++) | |
657 | target->thread.regs->gpr[i] = NV_REG_POISON; | |
658 | } | |
fa8f5cb0 RM |
659 | |
660 | pos /= sizeof(reg); | |
661 | count /= sizeof(reg); | |
662 | ||
663 | if (kbuf) | |
664 | for (; count > 0 && pos < PT_MSR; --count) | |
665 | *k++ = regs[pos++]; | |
666 | else | |
667 | for (; count > 0 && pos < PT_MSR; --count) | |
668 | if (__put_user((compat_ulong_t) regs[pos++], u++)) | |
669 | return -EFAULT; | |
670 | ||
671 | if (count > 0 && pos == PT_MSR) { | |
672 | reg = get_user_msr(target); | |
673 | if (kbuf) | |
674 | *k++ = reg; | |
675 | else if (__put_user(reg, u++)) | |
676 | return -EFAULT; | |
677 | ++pos; | |
678 | --count; | |
679 | } | |
680 | ||
681 | if (kbuf) | |
682 | for (; count > 0 && pos < PT_REGS_COUNT; --count) | |
683 | *k++ = regs[pos++]; | |
684 | else | |
685 | for (; count > 0 && pos < PT_REGS_COUNT; --count) | |
686 | if (__put_user((compat_ulong_t) regs[pos++], u++)) | |
687 | return -EFAULT; | |
688 | ||
689 | kbuf = k; | |
690 | ubuf = u; | |
691 | pos *= sizeof(reg); | |
692 | count *= sizeof(reg); | |
693 | return user_regset_copyout_zero(&pos, &count, &kbuf, &ubuf, | |
694 | PT_REGS_COUNT * sizeof(reg), -1); | |
695 | } | |
696 | ||
697 | static int gpr32_set(struct task_struct *target, | |
698 | const struct user_regset *regset, | |
699 | unsigned int pos, unsigned int count, | |
700 | const void *kbuf, const void __user *ubuf) | |
701 | { | |
702 | unsigned long *regs = &target->thread.regs->gpr[0]; | |
703 | const compat_ulong_t *k = kbuf; | |
704 | const compat_ulong_t __user *u = ubuf; | |
705 | compat_ulong_t reg; | |
706 | ||
707 | if (target->thread.regs == NULL) | |
708 | return -EIO; | |
709 | ||
710 | CHECK_FULL_REGS(target->thread.regs); | |
711 | ||
712 | pos /= sizeof(reg); | |
713 | count /= sizeof(reg); | |
714 | ||
715 | if (kbuf) | |
716 | for (; count > 0 && pos < PT_MSR; --count) | |
717 | regs[pos++] = *k++; | |
718 | else | |
719 | for (; count > 0 && pos < PT_MSR; --count) { | |
720 | if (__get_user(reg, u++)) | |
721 | return -EFAULT; | |
722 | regs[pos++] = reg; | |
723 | } | |
724 | ||
725 | ||
726 | if (count > 0 && pos == PT_MSR) { | |
727 | if (kbuf) | |
728 | reg = *k++; | |
729 | else if (__get_user(reg, u++)) | |
730 | return -EFAULT; | |
731 | set_user_msr(target, reg); | |
732 | ++pos; | |
733 | --count; | |
734 | } | |
735 | ||
c2372eb9 | 736 | if (kbuf) { |
fa8f5cb0 RM |
737 | for (; count > 0 && pos <= PT_MAX_PUT_REG; --count) |
738 | regs[pos++] = *k++; | |
c2372eb9 RM |
739 | for (; count > 0 && pos < PT_TRAP; --count, ++pos) |
740 | ++k; | |
741 | } else { | |
fa8f5cb0 RM |
742 | for (; count > 0 && pos <= PT_MAX_PUT_REG; --count) { |
743 | if (__get_user(reg, u++)) | |
744 | return -EFAULT; | |
745 | regs[pos++] = reg; | |
746 | } | |
c2372eb9 RM |
747 | for (; count > 0 && pos < PT_TRAP; --count, ++pos) |
748 | if (__get_user(reg, u++)) | |
749 | return -EFAULT; | |
750 | } | |
fa8f5cb0 RM |
751 | |
752 | if (count > 0 && pos == PT_TRAP) { | |
753 | if (kbuf) | |
754 | reg = *k++; | |
755 | else if (__get_user(reg, u++)) | |
756 | return -EFAULT; | |
757 | set_user_trap(target, reg); | |
758 | ++pos; | |
759 | --count; | |
760 | } | |
761 | ||
762 | kbuf = k; | |
763 | ubuf = u; | |
764 | pos *= sizeof(reg); | |
765 | count *= sizeof(reg); | |
766 | return user_regset_copyin_ignore(&pos, &count, &kbuf, &ubuf, | |
767 | (PT_TRAP + 1) * sizeof(reg), -1); | |
768 | } | |
769 | ||
770 | /* | |
771 | * These are the regset flavors matching the CONFIG_PPC32 native set. | |
772 | */ | |
773 | static const struct user_regset compat_regsets[] = { | |
774 | [REGSET_GPR] = { | |
775 | .core_note_type = NT_PRSTATUS, .n = ELF_NGREG, | |
776 | .size = sizeof(compat_long_t), .align = sizeof(compat_long_t), | |
777 | .get = gpr32_get, .set = gpr32_set | |
778 | }, | |
779 | [REGSET_FPR] = { | |
780 | .core_note_type = NT_PRFPREG, .n = ELF_NFPREG, | |
781 | .size = sizeof(double), .align = sizeof(double), | |
782 | .get = fpr_get, .set = fpr_set | |
783 | }, | |
784 | #ifdef CONFIG_ALTIVEC | |
785 | [REGSET_VMX] = { | |
786 | .core_note_type = NT_PPC_VMX, .n = 34, | |
787 | .size = sizeof(vector128), .align = sizeof(vector128), | |
788 | .active = vr_active, .get = vr_get, .set = vr_set | |
789 | }, | |
790 | #endif | |
791 | #ifdef CONFIG_SPE | |
792 | [REGSET_SPE] = { | |
24f1a849 | 793 | .core_note_type = NT_PPC_SPE, .n = 35, |
fa8f5cb0 RM |
794 | .size = sizeof(u32), .align = sizeof(u32), |
795 | .active = evr_active, .get = evr_get, .set = evr_set | |
796 | }, | |
797 | #endif | |
798 | }; | |
799 | ||
800 | static const struct user_regset_view user_ppc_compat_view = { | |
801 | .name = "ppc", .e_machine = EM_PPC, .ei_osabi = ELF_OSABI, | |
802 | .regsets = compat_regsets, .n = ARRAY_SIZE(compat_regsets) | |
803 | }; | |
804 | #endif /* CONFIG_PPC64 */ | |
805 | ||
80fdf470 RM |
806 | const struct user_regset_view *task_user_regset_view(struct task_struct *task) |
807 | { | |
fa8f5cb0 RM |
808 | #ifdef CONFIG_PPC64 |
809 | if (test_tsk_thread_flag(task, TIF_32BIT)) | |
810 | return &user_ppc_compat_view; | |
811 | #endif | |
80fdf470 RM |
812 | return &user_ppc_native_view; |
813 | } | |
814 | ||
815 | ||
2a84b0d7 | 816 | void user_enable_single_step(struct task_struct *task) |
865418d8 BH |
817 | { |
818 | struct pt_regs *regs = task->thread.regs; | |
819 | ||
820 | if (regs != NULL) { | |
172ae2e7 | 821 | #ifdef CONFIG_PPC_ADV_DEBUG_REGS |
ec097c84 | 822 | task->thread.dbcr0 &= ~DBCR0_BT; |
d6a61bfc | 823 | task->thread.dbcr0 |= DBCR0_IDM | DBCR0_IC; |
865418d8 BH |
824 | regs->msr |= MSR_DE; |
825 | #else | |
ec097c84 | 826 | regs->msr &= ~MSR_BE; |
865418d8 BH |
827 | regs->msr |= MSR_SE; |
828 | #endif | |
829 | } | |
830 | set_tsk_thread_flag(task, TIF_SINGLESTEP); | |
831 | } | |
832 | ||
ec097c84 RM |
833 | void user_enable_block_step(struct task_struct *task) |
834 | { | |
835 | struct pt_regs *regs = task->thread.regs; | |
836 | ||
837 | if (regs != NULL) { | |
172ae2e7 | 838 | #ifdef CONFIG_PPC_ADV_DEBUG_REGS |
ec097c84 RM |
839 | task->thread.dbcr0 &= ~DBCR0_IC; |
840 | task->thread.dbcr0 = DBCR0_IDM | DBCR0_BT; | |
841 | regs->msr |= MSR_DE; | |
842 | #else | |
843 | regs->msr &= ~MSR_SE; | |
844 | regs->msr |= MSR_BE; | |
845 | #endif | |
846 | } | |
847 | set_tsk_thread_flag(task, TIF_SINGLESTEP); | |
848 | } | |
849 | ||
2a84b0d7 | 850 | void user_disable_single_step(struct task_struct *task) |
865418d8 BH |
851 | { |
852 | struct pt_regs *regs = task->thread.regs; | |
853 | ||
854 | if (regs != NULL) { | |
172ae2e7 | 855 | #ifdef CONFIG_PPC_ADV_DEBUG_REGS |
3bffb652 DK |
856 | /* |
857 | * The logic to disable single stepping should be as | |
858 | * simple as turning off the Instruction Complete flag. | |
859 | * And, after doing so, if all debug flags are off, turn | |
860 | * off DBCR0(IDM) and MSR(DE) .... Torez | |
861 | */ | |
862 | task->thread.dbcr0 &= ~DBCR0_IC; | |
863 | /* | |
864 | * Test to see if any of the DBCR_ACTIVE_EVENTS bits are set. | |
865 | */ | |
866 | if (!DBCR_ACTIVE_EVENTS(task->thread.dbcr0, | |
867 | task->thread.dbcr1)) { | |
868 | /* | |
869 | * All debug events were off..... | |
870 | */ | |
871 | task->thread.dbcr0 &= ~DBCR0_IDM; | |
28477fb1 DK |
872 | regs->msr &= ~MSR_DE; |
873 | } | |
865418d8 | 874 | #else |
ec097c84 | 875 | regs->msr &= ~(MSR_SE | MSR_BE); |
865418d8 BH |
876 | #endif |
877 | } | |
878 | clear_tsk_thread_flag(task, TIF_SINGLESTEP); | |
879 | } | |
880 | ||
5aae8a53 | 881 | #ifdef CONFIG_HAVE_HW_BREAKPOINT |
a8b0ca17 | 882 | void ptrace_triggered(struct perf_event *bp, |
5aae8a53 P |
883 | struct perf_sample_data *data, struct pt_regs *regs) |
884 | { | |
885 | struct perf_event_attr attr; | |
886 | ||
887 | /* | |
888 | * Disable the breakpoint request here since ptrace has defined a | |
889 | * one-shot behaviour for breakpoint exceptions in PPC64. | |
890 | * The SIGTRAP signal is generated automatically for us in do_dabr(). | |
891 | * We don't have to do anything about that here | |
892 | */ | |
893 | attr = bp->attr; | |
894 | attr.disabled = true; | |
895 | modify_user_hw_breakpoint(bp, &attr); | |
896 | } | |
897 | #endif /* CONFIG_HAVE_HW_BREAKPOINT */ | |
898 | ||
d6a61bfc | 899 | int ptrace_set_debugreg(struct task_struct *task, unsigned long addr, |
abd06505 BH |
900 | unsigned long data) |
901 | { | |
5aae8a53 P |
902 | #ifdef CONFIG_HAVE_HW_BREAKPOINT |
903 | int ret; | |
904 | struct thread_struct *thread = &(task->thread); | |
905 | struct perf_event *bp; | |
906 | struct perf_event_attr attr; | |
907 | #endif /* CONFIG_HAVE_HW_BREAKPOINT */ | |
9422de3e MN |
908 | #ifndef CONFIG_PPC_ADV_DEBUG_REGS |
909 | struct arch_hw_breakpoint hw_brk; | |
910 | #endif | |
5aae8a53 | 911 | |
d6a61bfc LM |
912 | /* For ppc64 we support one DABR and no IABR's at the moment (ppc64). |
913 | * For embedded processors we support one DAC and no IAC's at the | |
914 | * moment. | |
915 | */ | |
abd06505 BH |
916 | if (addr > 0) |
917 | return -EINVAL; | |
918 | ||
2325f0a0 | 919 | /* The bottom 3 bits in dabr are flags */ |
abd06505 BH |
920 | if ((data & ~0x7UL) >= TASK_SIZE) |
921 | return -EIO; | |
922 | ||
172ae2e7 | 923 | #ifndef CONFIG_PPC_ADV_DEBUG_REGS |
d6a61bfc LM |
924 | /* For processors using DABR (i.e. 970), the bottom 3 bits are flags. |
925 | * It was assumed, on previous implementations, that 3 bits were | |
926 | * passed together with the data address, fitting the design of the | |
927 | * DABR register, as follows: | |
928 | * | |
929 | * bit 0: Read flag | |
930 | * bit 1: Write flag | |
931 | * bit 2: Breakpoint translation | |
932 | * | |
933 | * Thus, we use them here as so. | |
934 | */ | |
935 | ||
936 | /* Ensure breakpoint translation bit is set */ | |
9422de3e | 937 | if (data && !(data & HW_BRK_TYPE_TRANSLATE)) |
abd06505 | 938 | return -EIO; |
9422de3e MN |
939 | hw_brk.address = data & (~HW_BRK_TYPE_DABR); |
940 | hw_brk.type = (data & HW_BRK_TYPE_DABR) | HW_BRK_TYPE_PRIV_ALL; | |
941 | hw_brk.len = 8; | |
5aae8a53 | 942 | #ifdef CONFIG_HAVE_HW_BREAKPOINT |
925f83c0 FW |
943 | if (ptrace_get_breakpoints(task) < 0) |
944 | return -ESRCH; | |
945 | ||
5aae8a53 | 946 | bp = thread->ptrace_bps[0]; |
9422de3e | 947 | if ((!data) || !(hw_brk.type & HW_BRK_TYPE_RDWR)) { |
5aae8a53 P |
948 | if (bp) { |
949 | unregister_hw_breakpoint(bp); | |
950 | thread->ptrace_bps[0] = NULL; | |
951 | } | |
925f83c0 | 952 | ptrace_put_breakpoints(task); |
5aae8a53 P |
953 | return 0; |
954 | } | |
955 | if (bp) { | |
956 | attr = bp->attr; | |
9422de3e MN |
957 | attr.bp_addr = hw_brk.address; |
958 | arch_bp_generic_fields(hw_brk.type, &attr.bp_type); | |
a53fd61a AP |
959 | |
960 | /* Enable breakpoint */ | |
961 | attr.disabled = false; | |
962 | ||
5aae8a53 | 963 | ret = modify_user_hw_breakpoint(bp, &attr); |
925f83c0 FW |
964 | if (ret) { |
965 | ptrace_put_breakpoints(task); | |
5aae8a53 | 966 | return ret; |
925f83c0 | 967 | } |
5aae8a53 | 968 | thread->ptrace_bps[0] = bp; |
925f83c0 | 969 | ptrace_put_breakpoints(task); |
9422de3e | 970 | thread->hw_brk = hw_brk; |
5aae8a53 P |
971 | return 0; |
972 | } | |
973 | ||
974 | /* Create a new breakpoint request if one doesn't exist already */ | |
975 | hw_breakpoint_init(&attr); | |
9422de3e MN |
976 | attr.bp_addr = hw_brk.address; |
977 | arch_bp_generic_fields(hw_brk.type, | |
978 | &attr.bp_type); | |
5aae8a53 P |
979 | |
980 | thread->ptrace_bps[0] = bp = register_user_hw_breakpoint(&attr, | |
4dc0da86 | 981 | ptrace_triggered, NULL, task); |
5aae8a53 P |
982 | if (IS_ERR(bp)) { |
983 | thread->ptrace_bps[0] = NULL; | |
925f83c0 | 984 | ptrace_put_breakpoints(task); |
5aae8a53 P |
985 | return PTR_ERR(bp); |
986 | } | |
987 | ||
925f83c0 FW |
988 | ptrace_put_breakpoints(task); |
989 | ||
5aae8a53 | 990 | #endif /* CONFIG_HAVE_HW_BREAKPOINT */ |
9422de3e | 991 | task->thread.hw_brk = hw_brk; |
172ae2e7 | 992 | #else /* CONFIG_PPC_ADV_DEBUG_REGS */ |
d6a61bfc LM |
993 | /* As described above, it was assumed 3 bits were passed with the data |
994 | * address, but we will assume only the mode bits will be passed | |
995 | * as to not cause alignment restrictions for DAC-based processors. | |
996 | */ | |
997 | ||
998 | /* DAC's hold the whole address without any mode flags */ | |
3bffb652 DK |
999 | task->thread.dac1 = data & ~0x3UL; |
1000 | ||
1001 | if (task->thread.dac1 == 0) { | |
1002 | dbcr_dac(task) &= ~(DBCR_DAC1R | DBCR_DAC1W); | |
1003 | if (!DBCR_ACTIVE_EVENTS(task->thread.dbcr0, | |
1004 | task->thread.dbcr1)) { | |
1005 | task->thread.regs->msr &= ~MSR_DE; | |
1006 | task->thread.dbcr0 &= ~DBCR0_IDM; | |
1007 | } | |
d6a61bfc LM |
1008 | return 0; |
1009 | } | |
1010 | ||
1011 | /* Read or Write bits must be set */ | |
1012 | ||
1013 | if (!(data & 0x3UL)) | |
1014 | return -EINVAL; | |
1015 | ||
1016 | /* Set the Internal Debugging flag (IDM bit 1) for the DBCR0 | |
1017 | register */ | |
3bffb652 | 1018 | task->thread.dbcr0 |= DBCR0_IDM; |
d6a61bfc LM |
1019 | |
1020 | /* Check for write and read flags and set DBCR0 | |
1021 | accordingly */ | |
3bffb652 | 1022 | dbcr_dac(task) &= ~(DBCR_DAC1R|DBCR_DAC1W); |
d6a61bfc | 1023 | if (data & 0x1UL) |
3bffb652 | 1024 | dbcr_dac(task) |= DBCR_DAC1R; |
d6a61bfc | 1025 | if (data & 0x2UL) |
3bffb652 | 1026 | dbcr_dac(task) |= DBCR_DAC1W; |
d6a61bfc | 1027 | task->thread.regs->msr |= MSR_DE; |
172ae2e7 | 1028 | #endif /* CONFIG_PPC_ADV_DEBUG_REGS */ |
abd06505 BH |
1029 | return 0; |
1030 | } | |
abd06505 | 1031 | |
1da177e4 LT |
1032 | /* |
1033 | * Called by kernel/ptrace.c when detaching.. | |
1034 | * | |
1035 | * Make sure single step bits etc are not set. | |
1036 | */ | |
1037 | void ptrace_disable(struct task_struct *child) | |
1038 | { | |
1039 | /* make sure the single step bit is not set. */ | |
2a84b0d7 | 1040 | user_disable_single_step(child); |
1da177e4 LT |
1041 | } |
1042 | ||
3bffb652 | 1043 | #ifdef CONFIG_PPC_ADV_DEBUG_REGS |
84295dfc | 1044 | static long set_instruction_bp(struct task_struct *child, |
3bffb652 DK |
1045 | struct ppc_hw_breakpoint *bp_info) |
1046 | { | |
1047 | int slot; | |
1048 | int slot1_in_use = ((child->thread.dbcr0 & DBCR0_IAC1) != 0); | |
1049 | int slot2_in_use = ((child->thread.dbcr0 & DBCR0_IAC2) != 0); | |
1050 | int slot3_in_use = ((child->thread.dbcr0 & DBCR0_IAC3) != 0); | |
1051 | int slot4_in_use = ((child->thread.dbcr0 & DBCR0_IAC4) != 0); | |
1052 | ||
1053 | if (dbcr_iac_range(child) & DBCR_IAC12MODE) | |
1054 | slot2_in_use = 1; | |
1055 | if (dbcr_iac_range(child) & DBCR_IAC34MODE) | |
1056 | slot4_in_use = 1; | |
1057 | ||
1058 | if (bp_info->addr >= TASK_SIZE) | |
1059 | return -EIO; | |
1060 | ||
1061 | if (bp_info->addr_mode != PPC_BREAKPOINT_MODE_EXACT) { | |
1062 | ||
1063 | /* Make sure range is valid. */ | |
1064 | if (bp_info->addr2 >= TASK_SIZE) | |
1065 | return -EIO; | |
1066 | ||
1067 | /* We need a pair of IAC regsisters */ | |
1068 | if ((!slot1_in_use) && (!slot2_in_use)) { | |
1069 | slot = 1; | |
1070 | child->thread.iac1 = bp_info->addr; | |
1071 | child->thread.iac2 = bp_info->addr2; | |
1072 | child->thread.dbcr0 |= DBCR0_IAC1; | |
1073 | if (bp_info->addr_mode == | |
1074 | PPC_BREAKPOINT_MODE_RANGE_EXCLUSIVE) | |
1075 | dbcr_iac_range(child) |= DBCR_IAC12X; | |
1076 | else | |
1077 | dbcr_iac_range(child) |= DBCR_IAC12I; | |
1078 | #if CONFIG_PPC_ADV_DEBUG_IACS > 2 | |
1079 | } else if ((!slot3_in_use) && (!slot4_in_use)) { | |
1080 | slot = 3; | |
1081 | child->thread.iac3 = bp_info->addr; | |
1082 | child->thread.iac4 = bp_info->addr2; | |
1083 | child->thread.dbcr0 |= DBCR0_IAC3; | |
1084 | if (bp_info->addr_mode == | |
1085 | PPC_BREAKPOINT_MODE_RANGE_EXCLUSIVE) | |
1086 | dbcr_iac_range(child) |= DBCR_IAC34X; | |
1087 | else | |
1088 | dbcr_iac_range(child) |= DBCR_IAC34I; | |
1089 | #endif | |
1090 | } else | |
1091 | return -ENOSPC; | |
1092 | } else { | |
1093 | /* We only need one. If possible leave a pair free in | |
1094 | * case a range is needed later | |
1095 | */ | |
1096 | if (!slot1_in_use) { | |
1097 | /* | |
1098 | * Don't use iac1 if iac1-iac2 are free and either | |
1099 | * iac3 or iac4 (but not both) are free | |
1100 | */ | |
1101 | if (slot2_in_use || (slot3_in_use == slot4_in_use)) { | |
1102 | slot = 1; | |
1103 | child->thread.iac1 = bp_info->addr; | |
1104 | child->thread.dbcr0 |= DBCR0_IAC1; | |
1105 | goto out; | |
1106 | } | |
1107 | } | |
1108 | if (!slot2_in_use) { | |
1109 | slot = 2; | |
1110 | child->thread.iac2 = bp_info->addr; | |
1111 | child->thread.dbcr0 |= DBCR0_IAC2; | |
1112 | #if CONFIG_PPC_ADV_DEBUG_IACS > 2 | |
1113 | } else if (!slot3_in_use) { | |
1114 | slot = 3; | |
1115 | child->thread.iac3 = bp_info->addr; | |
1116 | child->thread.dbcr0 |= DBCR0_IAC3; | |
1117 | } else if (!slot4_in_use) { | |
1118 | slot = 4; | |
1119 | child->thread.iac4 = bp_info->addr; | |
1120 | child->thread.dbcr0 |= DBCR0_IAC4; | |
1121 | #endif | |
1122 | } else | |
1123 | return -ENOSPC; | |
1124 | } | |
1125 | out: | |
1126 | child->thread.dbcr0 |= DBCR0_IDM; | |
1127 | child->thread.regs->msr |= MSR_DE; | |
1128 | ||
1129 | return slot; | |
1130 | } | |
1131 | ||
1132 | static int del_instruction_bp(struct task_struct *child, int slot) | |
1133 | { | |
1134 | switch (slot) { | |
1135 | case 1: | |
30124d11 | 1136 | if ((child->thread.dbcr0 & DBCR0_IAC1) == 0) |
3bffb652 DK |
1137 | return -ENOENT; |
1138 | ||
1139 | if (dbcr_iac_range(child) & DBCR_IAC12MODE) { | |
1140 | /* address range - clear slots 1 & 2 */ | |
1141 | child->thread.iac2 = 0; | |
1142 | dbcr_iac_range(child) &= ~DBCR_IAC12MODE; | |
1143 | } | |
1144 | child->thread.iac1 = 0; | |
1145 | child->thread.dbcr0 &= ~DBCR0_IAC1; | |
1146 | break; | |
1147 | case 2: | |
30124d11 | 1148 | if ((child->thread.dbcr0 & DBCR0_IAC2) == 0) |
3bffb652 DK |
1149 | return -ENOENT; |
1150 | ||
1151 | if (dbcr_iac_range(child) & DBCR_IAC12MODE) | |
1152 | /* used in a range */ | |
1153 | return -EINVAL; | |
1154 | child->thread.iac2 = 0; | |
1155 | child->thread.dbcr0 &= ~DBCR0_IAC2; | |
1156 | break; | |
1157 | #if CONFIG_PPC_ADV_DEBUG_IACS > 2 | |
1158 | case 3: | |
30124d11 | 1159 | if ((child->thread.dbcr0 & DBCR0_IAC3) == 0) |
3bffb652 DK |
1160 | return -ENOENT; |
1161 | ||
1162 | if (dbcr_iac_range(child) & DBCR_IAC34MODE) { | |
1163 | /* address range - clear slots 3 & 4 */ | |
1164 | child->thread.iac4 = 0; | |
1165 | dbcr_iac_range(child) &= ~DBCR_IAC34MODE; | |
1166 | } | |
1167 | child->thread.iac3 = 0; | |
1168 | child->thread.dbcr0 &= ~DBCR0_IAC3; | |
1169 | break; | |
1170 | case 4: | |
30124d11 | 1171 | if ((child->thread.dbcr0 & DBCR0_IAC4) == 0) |
3bffb652 DK |
1172 | return -ENOENT; |
1173 | ||
1174 | if (dbcr_iac_range(child) & DBCR_IAC34MODE) | |
1175 | /* Used in a range */ | |
1176 | return -EINVAL; | |
1177 | child->thread.iac4 = 0; | |
1178 | child->thread.dbcr0 &= ~DBCR0_IAC4; | |
1179 | break; | |
1180 | #endif | |
1181 | default: | |
1182 | return -EINVAL; | |
1183 | } | |
1184 | return 0; | |
1185 | } | |
1186 | ||
1187 | static int set_dac(struct task_struct *child, struct ppc_hw_breakpoint *bp_info) | |
1188 | { | |
1189 | int byte_enable = | |
1190 | (bp_info->condition_mode >> PPC_BREAKPOINT_CONDITION_BE_SHIFT) | |
1191 | & 0xf; | |
1192 | int condition_mode = | |
1193 | bp_info->condition_mode & PPC_BREAKPOINT_CONDITION_MODE; | |
1194 | int slot; | |
1195 | ||
1196 | if (byte_enable && (condition_mode == 0)) | |
1197 | return -EINVAL; | |
1198 | ||
1199 | if (bp_info->addr >= TASK_SIZE) | |
1200 | return -EIO; | |
1201 | ||
1202 | if ((dbcr_dac(child) & (DBCR_DAC1R | DBCR_DAC1W)) == 0) { | |
1203 | slot = 1; | |
1204 | if (bp_info->trigger_type & PPC_BREAKPOINT_TRIGGER_READ) | |
1205 | dbcr_dac(child) |= DBCR_DAC1R; | |
1206 | if (bp_info->trigger_type & PPC_BREAKPOINT_TRIGGER_WRITE) | |
1207 | dbcr_dac(child) |= DBCR_DAC1W; | |
1208 | child->thread.dac1 = (unsigned long)bp_info->addr; | |
1209 | #if CONFIG_PPC_ADV_DEBUG_DVCS > 0 | |
1210 | if (byte_enable) { | |
1211 | child->thread.dvc1 = | |
1212 | (unsigned long)bp_info->condition_value; | |
1213 | child->thread.dbcr2 |= | |
1214 | ((byte_enable << DBCR2_DVC1BE_SHIFT) | | |
1215 | (condition_mode << DBCR2_DVC1M_SHIFT)); | |
1216 | } | |
1217 | #endif | |
1218 | #ifdef CONFIG_PPC_ADV_DEBUG_DAC_RANGE | |
1219 | } else if (child->thread.dbcr2 & DBCR2_DAC12MODE) { | |
1220 | /* Both dac1 and dac2 are part of a range */ | |
1221 | return -ENOSPC; | |
1222 | #endif | |
1223 | } else if ((dbcr_dac(child) & (DBCR_DAC2R | DBCR_DAC2W)) == 0) { | |
1224 | slot = 2; | |
1225 | if (bp_info->trigger_type & PPC_BREAKPOINT_TRIGGER_READ) | |
1226 | dbcr_dac(child) |= DBCR_DAC2R; | |
1227 | if (bp_info->trigger_type & PPC_BREAKPOINT_TRIGGER_WRITE) | |
1228 | dbcr_dac(child) |= DBCR_DAC2W; | |
1229 | child->thread.dac2 = (unsigned long)bp_info->addr; | |
1230 | #if CONFIG_PPC_ADV_DEBUG_DVCS > 0 | |
1231 | if (byte_enable) { | |
1232 | child->thread.dvc2 = | |
1233 | (unsigned long)bp_info->condition_value; | |
1234 | child->thread.dbcr2 |= | |
1235 | ((byte_enable << DBCR2_DVC2BE_SHIFT) | | |
1236 | (condition_mode << DBCR2_DVC2M_SHIFT)); | |
1237 | } | |
1238 | #endif | |
1239 | } else | |
1240 | return -ENOSPC; | |
1241 | child->thread.dbcr0 |= DBCR0_IDM; | |
1242 | child->thread.regs->msr |= MSR_DE; | |
1243 | ||
1244 | return slot + 4; | |
1245 | } | |
1246 | ||
1247 | static int del_dac(struct task_struct *child, int slot) | |
1248 | { | |
1249 | if (slot == 1) { | |
30124d11 | 1250 | if ((dbcr_dac(child) & (DBCR_DAC1R | DBCR_DAC1W)) == 0) |
3bffb652 DK |
1251 | return -ENOENT; |
1252 | ||
1253 | child->thread.dac1 = 0; | |
1254 | dbcr_dac(child) &= ~(DBCR_DAC1R | DBCR_DAC1W); | |
1255 | #ifdef CONFIG_PPC_ADV_DEBUG_DAC_RANGE | |
1256 | if (child->thread.dbcr2 & DBCR2_DAC12MODE) { | |
1257 | child->thread.dac2 = 0; | |
1258 | child->thread.dbcr2 &= ~DBCR2_DAC12MODE; | |
1259 | } | |
1260 | child->thread.dbcr2 &= ~(DBCR2_DVC1M | DBCR2_DVC1BE); | |
1261 | #endif | |
1262 | #if CONFIG_PPC_ADV_DEBUG_DVCS > 0 | |
1263 | child->thread.dvc1 = 0; | |
1264 | #endif | |
1265 | } else if (slot == 2) { | |
30124d11 | 1266 | if ((dbcr_dac(child) & (DBCR_DAC2R | DBCR_DAC2W)) == 0) |
3bffb652 DK |
1267 | return -ENOENT; |
1268 | ||
1269 | #ifdef CONFIG_PPC_ADV_DEBUG_DAC_RANGE | |
1270 | if (child->thread.dbcr2 & DBCR2_DAC12MODE) | |
1271 | /* Part of a range */ | |
1272 | return -EINVAL; | |
1273 | child->thread.dbcr2 &= ~(DBCR2_DVC2M | DBCR2_DVC2BE); | |
1274 | #endif | |
1275 | #if CONFIG_PPC_ADV_DEBUG_DVCS > 0 | |
1276 | child->thread.dvc2 = 0; | |
1277 | #endif | |
1278 | child->thread.dac2 = 0; | |
1279 | dbcr_dac(child) &= ~(DBCR_DAC2R | DBCR_DAC2W); | |
1280 | } else | |
1281 | return -EINVAL; | |
1282 | ||
1283 | return 0; | |
1284 | } | |
1285 | #endif /* CONFIG_PPC_ADV_DEBUG_REGS */ | |
1286 | ||
1287 | #ifdef CONFIG_PPC_ADV_DEBUG_DAC_RANGE | |
1288 | static int set_dac_range(struct task_struct *child, | |
1289 | struct ppc_hw_breakpoint *bp_info) | |
1290 | { | |
1291 | int mode = bp_info->addr_mode & PPC_BREAKPOINT_MODE_MASK; | |
1292 | ||
1293 | /* We don't allow range watchpoints to be used with DVC */ | |
1294 | if (bp_info->condition_mode) | |
1295 | return -EINVAL; | |
1296 | ||
1297 | /* | |
1298 | * Best effort to verify the address range. The user/supervisor bits | |
1299 | * prevent trapping in kernel space, but let's fail on an obvious bad | |
1300 | * range. The simple test on the mask is not fool-proof, and any | |
1301 | * exclusive range will spill over into kernel space. | |
1302 | */ | |
1303 | if (bp_info->addr >= TASK_SIZE) | |
1304 | return -EIO; | |
1305 | if (mode == PPC_BREAKPOINT_MODE_MASK) { | |
1306 | /* | |
1307 | * dac2 is a bitmask. Don't allow a mask that makes a | |
1308 | * kernel space address from a valid dac1 value | |
1309 | */ | |
1310 | if (~((unsigned long)bp_info->addr2) >= TASK_SIZE) | |
1311 | return -EIO; | |
1312 | } else { | |
1313 | /* | |
1314 | * For range breakpoints, addr2 must also be a valid address | |
1315 | */ | |
1316 | if (bp_info->addr2 >= TASK_SIZE) | |
1317 | return -EIO; | |
1318 | } | |
1319 | ||
1320 | if (child->thread.dbcr0 & | |
1321 | (DBCR0_DAC1R | DBCR0_DAC1W | DBCR0_DAC2R | DBCR0_DAC2W)) | |
1322 | return -ENOSPC; | |
1323 | ||
1324 | if (bp_info->trigger_type & PPC_BREAKPOINT_TRIGGER_READ) | |
1325 | child->thread.dbcr0 |= (DBCR0_DAC1R | DBCR0_IDM); | |
1326 | if (bp_info->trigger_type & PPC_BREAKPOINT_TRIGGER_WRITE) | |
1327 | child->thread.dbcr0 |= (DBCR0_DAC1W | DBCR0_IDM); | |
1328 | child->thread.dac1 = bp_info->addr; | |
1329 | child->thread.dac2 = bp_info->addr2; | |
1330 | if (mode == PPC_BREAKPOINT_MODE_RANGE_INCLUSIVE) | |
1331 | child->thread.dbcr2 |= DBCR2_DAC12M; | |
1332 | else if (mode == PPC_BREAKPOINT_MODE_RANGE_EXCLUSIVE) | |
1333 | child->thread.dbcr2 |= DBCR2_DAC12MX; | |
1334 | else /* PPC_BREAKPOINT_MODE_MASK */ | |
1335 | child->thread.dbcr2 |= DBCR2_DAC12MM; | |
1336 | child->thread.regs->msr |= MSR_DE; | |
1337 | ||
1338 | return 5; | |
1339 | } | |
1340 | #endif /* CONFIG_PPC_ADV_DEBUG_DAC_RANGE */ | |
1341 | ||
3162d92d DK |
1342 | static long ppc_set_hwdebug(struct task_struct *child, |
1343 | struct ppc_hw_breakpoint *bp_info) | |
1344 | { | |
6c7a2856 P |
1345 | #ifdef CONFIG_HAVE_HW_BREAKPOINT |
1346 | int len = 0; | |
1347 | struct thread_struct *thread = &(child->thread); | |
1348 | struct perf_event *bp; | |
1349 | struct perf_event_attr attr; | |
1350 | #endif /* CONFIG_HAVE_HW_BREAKPOINT */ | |
4dfbf290 | 1351 | #ifndef CONFIG_PPC_ADV_DEBUG_REGS |
9422de3e | 1352 | struct arch_hw_breakpoint brk; |
4dfbf290 AS |
1353 | #endif |
1354 | ||
3bffb652 DK |
1355 | if (bp_info->version != 1) |
1356 | return -ENOTSUPP; | |
1357 | #ifdef CONFIG_PPC_ADV_DEBUG_REGS | |
1358 | /* | |
1359 | * Check for invalid flags and combinations | |
1360 | */ | |
1361 | if ((bp_info->trigger_type == 0) || | |
1362 | (bp_info->trigger_type & ~(PPC_BREAKPOINT_TRIGGER_EXECUTE | | |
1363 | PPC_BREAKPOINT_TRIGGER_RW)) || | |
1364 | (bp_info->addr_mode & ~PPC_BREAKPOINT_MODE_MASK) || | |
1365 | (bp_info->condition_mode & | |
1366 | ~(PPC_BREAKPOINT_CONDITION_MODE | | |
1367 | PPC_BREAKPOINT_CONDITION_BE_ALL))) | |
1368 | return -EINVAL; | |
1369 | #if CONFIG_PPC_ADV_DEBUG_DVCS == 0 | |
1370 | if (bp_info->condition_mode != PPC_BREAKPOINT_CONDITION_NONE) | |
1371 | return -EINVAL; | |
1372 | #endif | |
1373 | ||
1374 | if (bp_info->trigger_type & PPC_BREAKPOINT_TRIGGER_EXECUTE) { | |
1375 | if ((bp_info->trigger_type != PPC_BREAKPOINT_TRIGGER_EXECUTE) || | |
1376 | (bp_info->condition_mode != PPC_BREAKPOINT_CONDITION_NONE)) | |
1377 | return -EINVAL; | |
84295dfc | 1378 | return set_instruction_bp(child, bp_info); |
3bffb652 DK |
1379 | } |
1380 | if (bp_info->addr_mode == PPC_BREAKPOINT_MODE_EXACT) | |
1381 | return set_dac(child, bp_info); | |
1382 | ||
1383 | #ifdef CONFIG_PPC_ADV_DEBUG_DAC_RANGE | |
1384 | return set_dac_range(child, bp_info); | |
1385 | #else | |
1386 | return -EINVAL; | |
1387 | #endif | |
1388 | #else /* !CONFIG_PPC_ADV_DEBUG_DVCS */ | |
3162d92d | 1389 | /* |
3bffb652 | 1390 | * We only support one data breakpoint |
3162d92d | 1391 | */ |
4dfbf290 AS |
1392 | if ((bp_info->trigger_type & PPC_BREAKPOINT_TRIGGER_RW) == 0 || |
1393 | (bp_info->trigger_type & ~PPC_BREAKPOINT_TRIGGER_RW) != 0 || | |
4dfbf290 | 1394 | bp_info->condition_mode != PPC_BREAKPOINT_CONDITION_NONE) |
3162d92d DK |
1395 | return -EINVAL; |
1396 | ||
3162d92d DK |
1397 | if ((unsigned long)bp_info->addr >= TASK_SIZE) |
1398 | return -EIO; | |
1399 | ||
9422de3e MN |
1400 | brk.address = bp_info->addr & ~7UL; |
1401 | brk.type = HW_BRK_TYPE_TRANSLATE; | |
4dfbf290 | 1402 | if (bp_info->trigger_type & PPC_BREAKPOINT_TRIGGER_READ) |
9422de3e | 1403 | brk.type |= HW_BRK_TYPE_READ; |
4dfbf290 | 1404 | if (bp_info->trigger_type & PPC_BREAKPOINT_TRIGGER_WRITE) |
9422de3e | 1405 | brk.type |= HW_BRK_TYPE_WRITE; |
6c7a2856 P |
1406 | #ifdef CONFIG_HAVE_HW_BREAKPOINT |
1407 | if (ptrace_get_breakpoints(child) < 0) | |
1408 | return -ESRCH; | |
1409 | ||
1410 | /* | |
1411 | * Check if the request is for 'range' breakpoints. We can | |
1412 | * support it if range < 8 bytes. | |
1413 | */ | |
1414 | if (bp_info->addr_mode == PPC_BREAKPOINT_MODE_RANGE_INCLUSIVE) { | |
1415 | len = bp_info->addr2 - bp_info->addr; | |
1416 | } else if (bp_info->addr_mode != PPC_BREAKPOINT_MODE_EXACT) { | |
1417 | ptrace_put_breakpoints(child); | |
1418 | return -EINVAL; | |
1419 | } | |
1420 | bp = thread->ptrace_bps[0]; | |
1421 | if (bp) { | |
1422 | ptrace_put_breakpoints(child); | |
1423 | return -ENOSPC; | |
1424 | } | |
1425 | ||
1426 | /* Create a new breakpoint request if one doesn't exist already */ | |
1427 | hw_breakpoint_init(&attr); | |
1428 | attr.bp_addr = (unsigned long)bp_info->addr & ~HW_BREAKPOINT_ALIGN; | |
1429 | attr.bp_len = len; | |
9422de3e | 1430 | arch_bp_generic_fields(brk.type, &attr.bp_type); |
6c7a2856 P |
1431 | |
1432 | thread->ptrace_bps[0] = bp = register_user_hw_breakpoint(&attr, | |
1433 | ptrace_triggered, NULL, child); | |
1434 | if (IS_ERR(bp)) { | |
1435 | thread->ptrace_bps[0] = NULL; | |
1436 | ptrace_put_breakpoints(child); | |
1437 | return PTR_ERR(bp); | |
1438 | } | |
1439 | ||
1440 | ptrace_put_breakpoints(child); | |
1441 | return 1; | |
1442 | #endif /* CONFIG_HAVE_HW_BREAKPOINT */ | |
1443 | ||
1444 | if (bp_info->addr_mode != PPC_BREAKPOINT_MODE_EXACT) | |
1445 | return -EINVAL; | |
1446 | ||
9422de3e | 1447 | if (child->thread.hw_brk.address) |
6c7a2856 | 1448 | return -ENOSPC; |
4dfbf290 | 1449 | |
9422de3e | 1450 | child->thread.hw_brk = brk; |
3bffb652 | 1451 | |
3162d92d | 1452 | return 1; |
3bffb652 | 1453 | #endif /* !CONFIG_PPC_ADV_DEBUG_DVCS */ |
3162d92d DK |
1454 | } |
1455 | ||
ec1b33dc | 1456 | static long ppc_del_hwdebug(struct task_struct *child, long data) |
3162d92d | 1457 | { |
6c7a2856 P |
1458 | #ifdef CONFIG_HAVE_HW_BREAKPOINT |
1459 | int ret = 0; | |
1460 | struct thread_struct *thread = &(child->thread); | |
1461 | struct perf_event *bp; | |
1462 | #endif /* CONFIG_HAVE_HW_BREAKPOINT */ | |
3bffb652 DK |
1463 | #ifdef CONFIG_PPC_ADV_DEBUG_REGS |
1464 | int rc; | |
1465 | ||
1466 | if (data <= 4) | |
1467 | rc = del_instruction_bp(child, (int)data); | |
1468 | else | |
1469 | rc = del_dac(child, (int)data - 4); | |
1470 | ||
1471 | if (!rc) { | |
1472 | if (!DBCR_ACTIVE_EVENTS(child->thread.dbcr0, | |
1473 | child->thread.dbcr1)) { | |
1474 | child->thread.dbcr0 &= ~DBCR0_IDM; | |
1475 | child->thread.regs->msr &= ~MSR_DE; | |
1476 | } | |
1477 | } | |
1478 | return rc; | |
1479 | #else | |
3162d92d DK |
1480 | if (data != 1) |
1481 | return -EINVAL; | |
6c7a2856 P |
1482 | |
1483 | #ifdef CONFIG_HAVE_HW_BREAKPOINT | |
1484 | if (ptrace_get_breakpoints(child) < 0) | |
1485 | return -ESRCH; | |
1486 | ||
1487 | bp = thread->ptrace_bps[0]; | |
1488 | if (bp) { | |
1489 | unregister_hw_breakpoint(bp); | |
1490 | thread->ptrace_bps[0] = NULL; | |
1491 | } else | |
1492 | ret = -ENOENT; | |
1493 | ptrace_put_breakpoints(child); | |
1494 | return ret; | |
1495 | #else /* CONFIG_HAVE_HW_BREAKPOINT */ | |
9422de3e | 1496 | if (child->thread.hw_brk.address == 0) |
3162d92d DK |
1497 | return -ENOENT; |
1498 | ||
9422de3e MN |
1499 | child->thread.hw_brk.address = 0; |
1500 | child->thread.hw_brk.type = 0; | |
6c7a2856 | 1501 | #endif /* CONFIG_HAVE_HW_BREAKPOINT */ |
3bffb652 | 1502 | |
3162d92d | 1503 | return 0; |
3bffb652 | 1504 | #endif |
3162d92d DK |
1505 | } |
1506 | ||
9b05a69e NK |
1507 | long arch_ptrace(struct task_struct *child, long request, |
1508 | unsigned long addr, unsigned long data) | |
1da177e4 | 1509 | { |
1da177e4 | 1510 | int ret = -EPERM; |
f68d2048 NK |
1511 | void __user *datavp = (void __user *) data; |
1512 | unsigned long __user *datalp = datavp; | |
1da177e4 | 1513 | |
1da177e4 | 1514 | switch (request) { |
1da177e4 | 1515 | /* read the word at location addr in the USER area. */ |
1da177e4 LT |
1516 | case PTRACE_PEEKUSR: { |
1517 | unsigned long index, tmp; | |
1518 | ||
1519 | ret = -EIO; | |
1520 | /* convert to index and check */ | |
e8a30302 | 1521 | #ifdef CONFIG_PPC32 |
9b05a69e | 1522 | index = addr >> 2; |
e8a30302 SR |
1523 | if ((addr & 3) || (index > PT_FPSCR) |
1524 | || (child->thread.regs == NULL)) | |
1525 | #else | |
9b05a69e | 1526 | index = addr >> 3; |
e8a30302 SR |
1527 | if ((addr & 7) || (index > PT_FPSCR)) |
1528 | #endif | |
1da177e4 LT |
1529 | break; |
1530 | ||
1531 | CHECK_FULL_REGS(child->thread.regs); | |
1532 | if (index < PT_FPR0) { | |
865418d8 | 1533 | tmp = ptrace_get_reg(child, (int) index); |
1da177e4 | 1534 | } else { |
e69b742a BH |
1535 | unsigned int fpidx = index - PT_FPR0; |
1536 | ||
e8a30302 | 1537 | flush_fp_to_thread(child); |
e69b742a BH |
1538 | if (fpidx < (PT_FPSCR - PT_FPR0)) |
1539 | tmp = ((unsigned long *)child->thread.fpr) | |
1540 | [fpidx * TS_FPRWIDTH]; | |
1541 | else | |
1542 | tmp = child->thread.fpscr.val; | |
1da177e4 | 1543 | } |
f68d2048 | 1544 | ret = put_user(tmp, datalp); |
1da177e4 LT |
1545 | break; |
1546 | } | |
1547 | ||
1da177e4 LT |
1548 | /* write the word at location addr in the USER area */ |
1549 | case PTRACE_POKEUSR: { | |
1550 | unsigned long index; | |
1551 | ||
1552 | ret = -EIO; | |
1553 | /* convert to index and check */ | |
e8a30302 | 1554 | #ifdef CONFIG_PPC32 |
9b05a69e | 1555 | index = addr >> 2; |
e8a30302 SR |
1556 | if ((addr & 3) || (index > PT_FPSCR) |
1557 | || (child->thread.regs == NULL)) | |
1558 | #else | |
9b05a69e | 1559 | index = addr >> 3; |
e8a30302 SR |
1560 | if ((addr & 7) || (index > PT_FPSCR)) |
1561 | #endif | |
1da177e4 LT |
1562 | break; |
1563 | ||
1564 | CHECK_FULL_REGS(child->thread.regs); | |
1da177e4 | 1565 | if (index < PT_FPR0) { |
865418d8 | 1566 | ret = ptrace_put_reg(child, index, data); |
1da177e4 | 1567 | } else { |
e69b742a BH |
1568 | unsigned int fpidx = index - PT_FPR0; |
1569 | ||
e8a30302 | 1570 | flush_fp_to_thread(child); |
e69b742a BH |
1571 | if (fpidx < (PT_FPSCR - PT_FPR0)) |
1572 | ((unsigned long *)child->thread.fpr) | |
1573 | [fpidx * TS_FPRWIDTH] = data; | |
1574 | else | |
1575 | child->thread.fpscr.val = data; | |
1da177e4 LT |
1576 | ret = 0; |
1577 | } | |
1578 | break; | |
1579 | } | |
1580 | ||
3162d92d DK |
1581 | case PPC_PTRACE_GETHWDBGINFO: { |
1582 | struct ppc_debug_info dbginfo; | |
1583 | ||
1584 | dbginfo.version = 1; | |
3bffb652 DK |
1585 | #ifdef CONFIG_PPC_ADV_DEBUG_REGS |
1586 | dbginfo.num_instruction_bps = CONFIG_PPC_ADV_DEBUG_IACS; | |
1587 | dbginfo.num_data_bps = CONFIG_PPC_ADV_DEBUG_DACS; | |
1588 | dbginfo.num_condition_regs = CONFIG_PPC_ADV_DEBUG_DVCS; | |
1589 | dbginfo.data_bp_alignment = 4; | |
1590 | dbginfo.sizeof_condition = 4; | |
1591 | dbginfo.features = PPC_DEBUG_FEATURE_INSN_BP_RANGE | | |
1592 | PPC_DEBUG_FEATURE_INSN_BP_MASK; | |
1593 | #ifdef CONFIG_PPC_ADV_DEBUG_DAC_RANGE | |
1594 | dbginfo.features |= | |
1595 | PPC_DEBUG_FEATURE_DATA_BP_RANGE | | |
1596 | PPC_DEBUG_FEATURE_DATA_BP_MASK; | |
1597 | #endif | |
1598 | #else /* !CONFIG_PPC_ADV_DEBUG_REGS */ | |
3162d92d DK |
1599 | dbginfo.num_instruction_bps = 0; |
1600 | dbginfo.num_data_bps = 1; | |
1601 | dbginfo.num_condition_regs = 0; | |
1602 | #ifdef CONFIG_PPC64 | |
1603 | dbginfo.data_bp_alignment = 8; | |
1604 | #else | |
1605 | dbginfo.data_bp_alignment = 4; | |
1606 | #endif | |
1607 | dbginfo.sizeof_condition = 0; | |
6c7a2856 P |
1608 | #ifdef CONFIG_HAVE_HW_BREAKPOINT |
1609 | dbginfo.features = PPC_DEBUG_FEATURE_DATA_BP_RANGE; | |
1610 | #else | |
3162d92d | 1611 | dbginfo.features = 0; |
6c7a2856 | 1612 | #endif /* CONFIG_HAVE_HW_BREAKPOINT */ |
3bffb652 | 1613 | #endif /* CONFIG_PPC_ADV_DEBUG_REGS */ |
3162d92d | 1614 | |
f68d2048 | 1615 | if (!access_ok(VERIFY_WRITE, datavp, |
3162d92d DK |
1616 | sizeof(struct ppc_debug_info))) |
1617 | return -EFAULT; | |
f68d2048 NK |
1618 | ret = __copy_to_user(datavp, &dbginfo, |
1619 | sizeof(struct ppc_debug_info)) ? | |
3162d92d DK |
1620 | -EFAULT : 0; |
1621 | break; | |
1622 | } | |
1623 | ||
1624 | case PPC_PTRACE_SETHWDEBUG: { | |
1625 | struct ppc_hw_breakpoint bp_info; | |
1626 | ||
f68d2048 | 1627 | if (!access_ok(VERIFY_READ, datavp, |
3162d92d DK |
1628 | sizeof(struct ppc_hw_breakpoint))) |
1629 | return -EFAULT; | |
f68d2048 | 1630 | ret = __copy_from_user(&bp_info, datavp, |
3162d92d DK |
1631 | sizeof(struct ppc_hw_breakpoint)) ? |
1632 | -EFAULT : 0; | |
1633 | if (!ret) | |
1634 | ret = ppc_set_hwdebug(child, &bp_info); | |
1635 | break; | |
1636 | } | |
1637 | ||
1638 | case PPC_PTRACE_DELHWDEBUG: { | |
ec1b33dc | 1639 | ret = ppc_del_hwdebug(child, data); |
3162d92d DK |
1640 | break; |
1641 | } | |
1642 | ||
e8a30302 | 1643 | case PTRACE_GET_DEBUGREG: { |
9422de3e MN |
1644 | #ifndef CONFIG_PPC_ADV_DEBUG_REGS |
1645 | unsigned long dabr_fake; | |
1646 | #endif | |
e8a30302 SR |
1647 | ret = -EINVAL; |
1648 | /* We only support one DABR and no IABRS at the moment */ | |
1649 | if (addr > 0) | |
1650 | break; | |
3bffb652 | 1651 | #ifdef CONFIG_PPC_ADV_DEBUG_REGS |
f68d2048 | 1652 | ret = put_user(child->thread.dac1, datalp); |
3bffb652 | 1653 | #else |
9422de3e MN |
1654 | dabr_fake = ((child->thread.hw_brk.address & (~HW_BRK_TYPE_DABR)) | |
1655 | (child->thread.hw_brk.type & HW_BRK_TYPE_DABR)); | |
1656 | ret = put_user(dabr_fake, datalp); | |
3bffb652 | 1657 | #endif |
e8a30302 SR |
1658 | break; |
1659 | } | |
1660 | ||
1661 | case PTRACE_SET_DEBUGREG: | |
1662 | ret = ptrace_set_debugreg(child, addr, data); | |
1663 | break; | |
e8a30302 | 1664 | |
e17666ba BH |
1665 | #ifdef CONFIG_PPC64 |
1666 | case PTRACE_GETREGS64: | |
1667 | #endif | |
c391cd00 RM |
1668 | case PTRACE_GETREGS: /* Get all pt_regs from the child. */ |
1669 | return copy_regset_to_user(child, &user_ppc_native_view, | |
1670 | REGSET_GPR, | |
1671 | 0, sizeof(struct pt_regs), | |
f68d2048 | 1672 | datavp); |
e8a30302 | 1673 | |
e17666ba BH |
1674 | #ifdef CONFIG_PPC64 |
1675 | case PTRACE_SETREGS64: | |
1676 | #endif | |
c391cd00 RM |
1677 | case PTRACE_SETREGS: /* Set all gp regs in the child. */ |
1678 | return copy_regset_from_user(child, &user_ppc_native_view, | |
1679 | REGSET_GPR, | |
1680 | 0, sizeof(struct pt_regs), | |
f68d2048 | 1681 | datavp); |
c391cd00 RM |
1682 | |
1683 | case PTRACE_GETFPREGS: /* Get the child FPU state (FPR0...31 + FPSCR) */ | |
1684 | return copy_regset_to_user(child, &user_ppc_native_view, | |
1685 | REGSET_FPR, | |
1686 | 0, sizeof(elf_fpregset_t), | |
f68d2048 | 1687 | datavp); |
c391cd00 RM |
1688 | |
1689 | case PTRACE_SETFPREGS: /* Set the child FPU state (FPR0...31 + FPSCR) */ | |
1690 | return copy_regset_from_user(child, &user_ppc_native_view, | |
1691 | REGSET_FPR, | |
1692 | 0, sizeof(elf_fpregset_t), | |
f68d2048 | 1693 | datavp); |
e8a30302 | 1694 | |
1da177e4 LT |
1695 | #ifdef CONFIG_ALTIVEC |
1696 | case PTRACE_GETVRREGS: | |
c391cd00 RM |
1697 | return copy_regset_to_user(child, &user_ppc_native_view, |
1698 | REGSET_VMX, | |
1699 | 0, (33 * sizeof(vector128) + | |
1700 | sizeof(u32)), | |
f68d2048 | 1701 | datavp); |
1da177e4 LT |
1702 | |
1703 | case PTRACE_SETVRREGS: | |
c391cd00 RM |
1704 | return copy_regset_from_user(child, &user_ppc_native_view, |
1705 | REGSET_VMX, | |
1706 | 0, (33 * sizeof(vector128) + | |
1707 | sizeof(u32)), | |
f68d2048 | 1708 | datavp); |
1da177e4 | 1709 | #endif |
ce48b210 MN |
1710 | #ifdef CONFIG_VSX |
1711 | case PTRACE_GETVSRREGS: | |
1712 | return copy_regset_to_user(child, &user_ppc_native_view, | |
1713 | REGSET_VSX, | |
1ac42ef8 | 1714 | 0, 32 * sizeof(double), |
f68d2048 | 1715 | datavp); |
ce48b210 MN |
1716 | |
1717 | case PTRACE_SETVSRREGS: | |
1718 | return copy_regset_from_user(child, &user_ppc_native_view, | |
1719 | REGSET_VSX, | |
1ac42ef8 | 1720 | 0, 32 * sizeof(double), |
f68d2048 | 1721 | datavp); |
ce48b210 | 1722 | #endif |
1da177e4 LT |
1723 | #ifdef CONFIG_SPE |
1724 | case PTRACE_GETEVRREGS: | |
1725 | /* Get the child spe register state. */ | |
c391cd00 RM |
1726 | return copy_regset_to_user(child, &user_ppc_native_view, |
1727 | REGSET_SPE, 0, 35 * sizeof(u32), | |
f68d2048 | 1728 | datavp); |
1da177e4 LT |
1729 | |
1730 | case PTRACE_SETEVRREGS: | |
1731 | /* Set the child spe register state. */ | |
c391cd00 RM |
1732 | return copy_regset_from_user(child, &user_ppc_native_view, |
1733 | REGSET_SPE, 0, 35 * sizeof(u32), | |
f68d2048 | 1734 | datavp); |
1da177e4 LT |
1735 | #endif |
1736 | ||
1737 | default: | |
1738 | ret = ptrace_request(child, request, addr, data); | |
1739 | break; | |
1740 | } | |
1da177e4 LT |
1741 | return ret; |
1742 | } | |
1743 | ||
4f72c427 RM |
1744 | /* |
1745 | * We must return the syscall number to actually look up in the table. | |
1746 | * This can be -1L to skip running any syscall at all. | |
1747 | */ | |
1748 | long do_syscall_trace_enter(struct pt_regs *regs) | |
1da177e4 | 1749 | { |
4f72c427 | 1750 | long ret = 0; |
ea9c102c | 1751 | |
e4da89d0 | 1752 | secure_computing_strict(regs->gpr[0]); |
e8a30302 | 1753 | |
4f72c427 RM |
1754 | if (test_thread_flag(TIF_SYSCALL_TRACE) && |
1755 | tracehook_report_syscall_entry(regs)) | |
1756 | /* | |
1757 | * Tracing decided this syscall should not happen. | |
1758 | * We'll return a bogus call number to get an ENOSYS | |
1759 | * error, but leave the original number in regs->gpr[0]. | |
1760 | */ | |
1761 | ret = -1L; | |
ea9c102c | 1762 | |
02424d89 IM |
1763 | if (unlikely(test_thread_flag(TIF_SYSCALL_TRACEPOINT))) |
1764 | trace_sys_enter(regs, regs->gpr[0]); | |
1765 | ||
cfcd1705 | 1766 | #ifdef CONFIG_PPC64 |
b05d8447 EP |
1767 | if (!is_32bit_task()) |
1768 | audit_syscall_entry(AUDIT_ARCH_PPC64, | |
1769 | regs->gpr[0], | |
1770 | regs->gpr[3], regs->gpr[4], | |
1771 | regs->gpr[5], regs->gpr[6]); | |
1772 | else | |
e8a30302 | 1773 | #endif |
b05d8447 EP |
1774 | audit_syscall_entry(AUDIT_ARCH_PPC, |
1775 | regs->gpr[0], | |
1776 | regs->gpr[3] & 0xffffffff, | |
1777 | regs->gpr[4] & 0xffffffff, | |
1778 | regs->gpr[5] & 0xffffffff, | |
1779 | regs->gpr[6] & 0xffffffff); | |
4f72c427 RM |
1780 | |
1781 | return ret ?: regs->gpr[0]; | |
ea9c102c DW |
1782 | } |
1783 | ||
1784 | void do_syscall_trace_leave(struct pt_regs *regs) | |
1785 | { | |
4f72c427 RM |
1786 | int step; |
1787 | ||
d7e7528b | 1788 | audit_syscall_exit(regs); |
ea9c102c | 1789 | |
02424d89 IM |
1790 | if (unlikely(test_thread_flag(TIF_SYSCALL_TRACEPOINT))) |
1791 | trace_sys_exit(regs, regs->result); | |
1792 | ||
4f72c427 RM |
1793 | step = test_thread_flag(TIF_SINGLESTEP); |
1794 | if (step || test_thread_flag(TIF_SYSCALL_TRACE)) | |
1795 | tracehook_report_syscall_exit(regs, step); | |
ea9c102c | 1796 | } |