]>
Commit | Line | Data |
---|---|---|
40ef8cbc PM |
1 | /* |
2 | * | |
3 | * Common boot and setup code. | |
4 | * | |
5 | * Copyright (C) 2001 PPC64 Team, IBM Corp | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or | |
8 | * modify it under the terms of the GNU General Public License | |
9 | * as published by the Free Software Foundation; either version | |
10 | * 2 of the License, or (at your option) any later version. | |
11 | */ | |
12 | ||
13 | #undef DEBUG | |
14 | ||
15 | #include <linux/config.h> | |
16 | #include <linux/module.h> | |
17 | #include <linux/string.h> | |
18 | #include <linux/sched.h> | |
19 | #include <linux/init.h> | |
20 | #include <linux/kernel.h> | |
21 | #include <linux/reboot.h> | |
22 | #include <linux/delay.h> | |
23 | #include <linux/initrd.h> | |
24 | #include <linux/ide.h> | |
25 | #include <linux/seq_file.h> | |
26 | #include <linux/ioport.h> | |
27 | #include <linux/console.h> | |
28 | #include <linux/utsname.h> | |
29 | #include <linux/tty.h> | |
30 | #include <linux/root_dev.h> | |
31 | #include <linux/notifier.h> | |
32 | #include <linux/cpu.h> | |
33 | #include <linux/unistd.h> | |
34 | #include <linux/serial.h> | |
35 | #include <linux/serial_8250.h> | |
7a0268fa | 36 | #include <linux/bootmem.h> |
40ef8cbc | 37 | #include <asm/io.h> |
0cc4746c | 38 | #include <asm/kdump.h> |
40ef8cbc PM |
39 | #include <asm/prom.h> |
40 | #include <asm/processor.h> | |
41 | #include <asm/pgtable.h> | |
40ef8cbc PM |
42 | #include <asm/smp.h> |
43 | #include <asm/elf.h> | |
44 | #include <asm/machdep.h> | |
45 | #include <asm/paca.h> | |
40ef8cbc PM |
46 | #include <asm/time.h> |
47 | #include <asm/cputable.h> | |
48 | #include <asm/sections.h> | |
49 | #include <asm/btext.h> | |
50 | #include <asm/nvram.h> | |
51 | #include <asm/setup.h> | |
52 | #include <asm/system.h> | |
53 | #include <asm/rtas.h> | |
54 | #include <asm/iommu.h> | |
55 | #include <asm/serial.h> | |
56 | #include <asm/cache.h> | |
57 | #include <asm/page.h> | |
58 | #include <asm/mmu.h> | |
59 | #include <asm/lmb.h> | |
f218aab5 | 60 | #include <asm/iseries/it_lp_naca.h> |
40ef8cbc | 61 | #include <asm/firmware.h> |
f78541dc | 62 | #include <asm/xmon.h> |
dcad47fc | 63 | #include <asm/udbg.h> |
593e537b | 64 | #include <asm/kexec.h> |
40ef8cbc | 65 | |
66ba135c SR |
66 | #include "setup.h" |
67 | ||
40ef8cbc PM |
68 | #ifdef DEBUG |
69 | #define DBG(fmt...) udbg_printf(fmt) | |
70 | #else | |
71 | #define DBG(fmt...) | |
72 | #endif | |
73 | ||
40ef8cbc PM |
74 | int have_of = 1; |
75 | int boot_cpuid = 0; | |
76 | int boot_cpuid_phys = 0; | |
77 | dev_t boot_dev; | |
78 | u64 ppc64_pft_size; | |
79 | ||
dabcafd3 OJ |
80 | /* Pick defaults since we might want to patch instructions |
81 | * before we've read this from the device tree. | |
82 | */ | |
83 | struct ppc64_caches ppc64_caches = { | |
84 | .dline_size = 0x80, | |
85 | .log_dline_size = 7, | |
86 | .iline_size = 0x80, | |
87 | .log_iline_size = 7 | |
88 | }; | |
40ef8cbc PM |
89 | EXPORT_SYMBOL_GPL(ppc64_caches); |
90 | ||
91 | /* | |
92 | * These are used in binfmt_elf.c to put aux entries on the stack | |
93 | * for each elf executable being started. | |
94 | */ | |
95 | int dcache_bsize; | |
96 | int icache_bsize; | |
97 | int ucache_bsize; | |
98 | ||
99 | /* The main machine-dep calls structure | |
100 | */ | |
101 | struct machdep_calls ppc_md; | |
102 | EXPORT_SYMBOL(ppc_md); | |
103 | ||
104 | #ifdef CONFIG_MAGIC_SYSRQ | |
105 | unsigned long SYSRQ_KEY; | |
106 | #endif /* CONFIG_MAGIC_SYSRQ */ | |
107 | ||
108 | ||
109 | static int ppc64_panic_event(struct notifier_block *, unsigned long, void *); | |
110 | static struct notifier_block ppc64_panic_block = { | |
111 | .notifier_call = ppc64_panic_event, | |
112 | .priority = INT_MIN /* may not return; must be done last */ | |
113 | }; | |
114 | ||
40ef8cbc PM |
115 | #ifdef CONFIG_SMP |
116 | ||
117 | static int smt_enabled_cmdline; | |
118 | ||
119 | /* Look for ibm,smt-enabled OF option */ | |
120 | static void check_smt_enabled(void) | |
121 | { | |
122 | struct device_node *dn; | |
123 | char *smt_option; | |
124 | ||
125 | /* Allow the command line to overrule the OF option */ | |
126 | if (smt_enabled_cmdline) | |
127 | return; | |
128 | ||
129 | dn = of_find_node_by_path("/options"); | |
130 | ||
131 | if (dn) { | |
132 | smt_option = (char *)get_property(dn, "ibm,smt-enabled", NULL); | |
133 | ||
134 | if (smt_option) { | |
135 | if (!strcmp(smt_option, "on")) | |
136 | smt_enabled_at_boot = 1; | |
137 | else if (!strcmp(smt_option, "off")) | |
138 | smt_enabled_at_boot = 0; | |
139 | } | |
140 | } | |
141 | } | |
142 | ||
143 | /* Look for smt-enabled= cmdline option */ | |
144 | static int __init early_smt_enabled(char *p) | |
145 | { | |
146 | smt_enabled_cmdline = 1; | |
147 | ||
148 | if (!p) | |
149 | return 0; | |
150 | ||
151 | if (!strcmp(p, "on") || !strcmp(p, "1")) | |
152 | smt_enabled_at_boot = 1; | |
153 | else if (!strcmp(p, "off") || !strcmp(p, "0")) | |
154 | smt_enabled_at_boot = 0; | |
155 | ||
156 | return 0; | |
157 | } | |
158 | early_param("smt-enabled", early_smt_enabled); | |
159 | ||
5ad57078 PM |
160 | #else |
161 | #define check_smt_enabled() | |
40ef8cbc PM |
162 | #endif /* CONFIG_SMP */ |
163 | ||
164 | extern struct machdep_calls pSeries_md; | |
165 | extern struct machdep_calls pmac_md; | |
166 | extern struct machdep_calls maple_md; | |
f3f66f59 | 167 | extern struct machdep_calls cell_md; |
40ef8cbc PM |
168 | extern struct machdep_calls iseries_md; |
169 | ||
170 | /* Ultimately, stuff them in an elf section like initcalls... */ | |
171 | static struct machdep_calls __initdata *machines[] = { | |
172 | #ifdef CONFIG_PPC_PSERIES | |
173 | &pSeries_md, | |
174 | #endif /* CONFIG_PPC_PSERIES */ | |
175 | #ifdef CONFIG_PPC_PMAC | |
176 | &pmac_md, | |
177 | #endif /* CONFIG_PPC_PMAC */ | |
178 | #ifdef CONFIG_PPC_MAPLE | |
179 | &maple_md, | |
180 | #endif /* CONFIG_PPC_MAPLE */ | |
f3f66f59 AB |
181 | #ifdef CONFIG_PPC_CELL |
182 | &cell_md, | |
40ef8cbc PM |
183 | #endif |
184 | #ifdef CONFIG_PPC_ISERIES | |
185 | &iseries_md, | |
186 | #endif | |
187 | NULL | |
188 | }; | |
189 | ||
190 | /* | |
191 | * Early initialization entry point. This is called by head.S | |
192 | * with MMU translation disabled. We rely on the "feature" of | |
193 | * the CPU that ignores the top 2 bits of the address in real | |
194 | * mode so we can access kernel globals normally provided we | |
195 | * only toy with things in the RMO region. From here, we do | |
196 | * some early parsing of the device-tree to setup out LMB | |
197 | * data structures, and allocate & initialize the hash table | |
198 | * and segment tables so we can start running with translation | |
199 | * enabled. | |
200 | * | |
201 | * It is this function which will call the probe() callback of | |
202 | * the various platform types and copy the matching one to the | |
203 | * global ppc_md structure. Your platform can eventually do | |
204 | * some very early initializations from the probe() routine, but | |
205 | * this is not recommended, be very careful as, for example, the | |
206 | * device-tree is not accessible via normal means at this point. | |
207 | */ | |
208 | ||
209 | void __init early_setup(unsigned long dt_ptr) | |
210 | { | |
211 | struct paca_struct *lpaca = get_paca(); | |
212 | static struct machdep_calls **mach; | |
213 | ||
296167ae ME |
214 | /* Enable early debugging if any specified (see udbg.h) */ |
215 | udbg_early_init(); | |
40ef8cbc PM |
216 | |
217 | DBG(" -> early_setup()\n"); | |
218 | ||
40ef8cbc PM |
219 | /* |
220 | * Do early initializations using the flattened device | |
221 | * tree, like retreiving the physical memory map or | |
222 | * calculating/retreiving the hash table size | |
223 | */ | |
224 | early_init_devtree(__va(dt_ptr)); | |
225 | ||
226 | /* | |
227 | * Iterate all ppc_md structures until we find the proper | |
228 | * one for the current machine type | |
229 | */ | |
799d6046 | 230 | DBG("Probing machine type for platform %x...\n", _machine); |
40ef8cbc PM |
231 | |
232 | for (mach = machines; *mach; mach++) { | |
799d6046 | 233 | if ((*mach)->probe(_machine)) |
40ef8cbc PM |
234 | break; |
235 | } | |
236 | /* What can we do if we didn't find ? */ | |
237 | if (*mach == NULL) { | |
238 | DBG("No suitable machine found !\n"); | |
239 | for (;;); | |
240 | } | |
241 | ppc_md = **mach; | |
242 | ||
0cc4746c ME |
243 | #ifdef CONFIG_CRASH_DUMP |
244 | kdump_setup(); | |
245 | #endif | |
246 | ||
40ef8cbc PM |
247 | DBG("Found, Initializing memory management...\n"); |
248 | ||
249 | /* | |
3c726f8d BH |
250 | * Initialize the MMU Hash table and create the linear mapping |
251 | * of memory. Has to be done before stab/slb initialization as | |
252 | * this is currently where the page size encoding is obtained | |
40ef8cbc | 253 | */ |
3c726f8d | 254 | htab_initialize(); |
40ef8cbc PM |
255 | |
256 | /* | |
3c726f8d | 257 | * Initialize stab / SLB management except on iSeries |
40ef8cbc | 258 | */ |
3c726f8d BH |
259 | if (!firmware_has_feature(FW_FEATURE_ISERIES)) { |
260 | if (cpu_has_feature(CPU_FTR_SLB)) | |
261 | slb_initialize(); | |
262 | else | |
263 | stab_initialize(lpaca->stab_real); | |
264 | } | |
40ef8cbc PM |
265 | |
266 | DBG(" <- early_setup()\n"); | |
267 | } | |
268 | ||
799d6046 PM |
269 | #ifdef CONFIG_SMP |
270 | void early_setup_secondary(void) | |
271 | { | |
272 | struct paca_struct *lpaca = get_paca(); | |
273 | ||
274 | /* Mark enabled in PACA */ | |
275 | lpaca->proc_enabled = 0; | |
276 | ||
277 | /* Initialize hash table for that CPU */ | |
278 | htab_initialize_secondary(); | |
279 | ||
280 | /* Initialize STAB/SLB. We use a virtual address as it works | |
281 | * in real mode on pSeries and we want a virutal address on | |
282 | * iSeries anyway | |
283 | */ | |
284 | if (cpu_has_feature(CPU_FTR_SLB)) | |
285 | slb_initialize(); | |
286 | else | |
287 | stab_initialize(lpaca->stab_addr); | |
288 | } | |
289 | ||
290 | #endif /* CONFIG_SMP */ | |
40ef8cbc | 291 | |
b8f51021 ME |
292 | #if defined(CONFIG_SMP) || defined(CONFIG_KEXEC) |
293 | void smp_release_cpus(void) | |
294 | { | |
295 | extern unsigned long __secondary_hold_spinloop; | |
758438a7 | 296 | unsigned long *ptr; |
b8f51021 ME |
297 | |
298 | DBG(" -> smp_release_cpus()\n"); | |
299 | ||
300 | /* All secondary cpus are spinning on a common spinloop, release them | |
301 | * all now so they can start to spin on their individual paca | |
302 | * spinloops. For non SMP kernels, the secondary cpus never get out | |
303 | * of the common spinloop. | |
304 | * This is useless but harmless on iSeries, secondaries are already | |
305 | * waiting on their paca spinloops. */ | |
306 | ||
758438a7 ME |
307 | ptr = (unsigned long *)((unsigned long)&__secondary_hold_spinloop |
308 | - PHYSICAL_START); | |
309 | *ptr = 1; | |
b8f51021 ME |
310 | mb(); |
311 | ||
312 | DBG(" <- smp_release_cpus()\n"); | |
313 | } | |
314 | #endif /* CONFIG_SMP || CONFIG_KEXEC */ | |
315 | ||
40ef8cbc | 316 | /* |
799d6046 PM |
317 | * Initialize some remaining members of the ppc64_caches and systemcfg |
318 | * structures | |
40ef8cbc PM |
319 | * (at least until we get rid of them completely). This is mostly some |
320 | * cache informations about the CPU that will be used by cache flush | |
321 | * routines and/or provided to userland | |
322 | */ | |
323 | static void __init initialize_cache_info(void) | |
324 | { | |
325 | struct device_node *np; | |
326 | unsigned long num_cpus = 0; | |
327 | ||
328 | DBG(" -> initialize_cache_info()\n"); | |
329 | ||
330 | for (np = NULL; (np = of_find_node_by_type(np, "cpu"));) { | |
331 | num_cpus += 1; | |
332 | ||
333 | /* We're assuming *all* of the CPUs have the same | |
334 | * d-cache and i-cache sizes... -Peter | |
335 | */ | |
336 | ||
337 | if ( num_cpus == 1 ) { | |
338 | u32 *sizep, *lsizep; | |
339 | u32 size, lsize; | |
340 | const char *dc, *ic; | |
341 | ||
342 | /* Then read cache informations */ | |
799d6046 | 343 | if (_machine == PLATFORM_POWERMAC) { |
40ef8cbc PM |
344 | dc = "d-cache-block-size"; |
345 | ic = "i-cache-block-size"; | |
346 | } else { | |
347 | dc = "d-cache-line-size"; | |
348 | ic = "i-cache-line-size"; | |
349 | } | |
350 | ||
351 | size = 0; | |
352 | lsize = cur_cpu_spec->dcache_bsize; | |
353 | sizep = (u32 *)get_property(np, "d-cache-size", NULL); | |
354 | if (sizep != NULL) | |
355 | size = *sizep; | |
356 | lsizep = (u32 *) get_property(np, dc, NULL); | |
357 | if (lsizep != NULL) | |
358 | lsize = *lsizep; | |
359 | if (sizep == 0 || lsizep == 0) | |
360 | DBG("Argh, can't find dcache properties ! " | |
361 | "sizep: %p, lsizep: %p\n", sizep, lsizep); | |
362 | ||
a7f290da BH |
363 | ppc64_caches.dsize = size; |
364 | ppc64_caches.dline_size = lsize; | |
40ef8cbc PM |
365 | ppc64_caches.log_dline_size = __ilog2(lsize); |
366 | ppc64_caches.dlines_per_page = PAGE_SIZE / lsize; | |
367 | ||
368 | size = 0; | |
369 | lsize = cur_cpu_spec->icache_bsize; | |
370 | sizep = (u32 *)get_property(np, "i-cache-size", NULL); | |
371 | if (sizep != NULL) | |
372 | size = *sizep; | |
373 | lsizep = (u32 *)get_property(np, ic, NULL); | |
374 | if (lsizep != NULL) | |
375 | lsize = *lsizep; | |
376 | if (sizep == 0 || lsizep == 0) | |
377 | DBG("Argh, can't find icache properties ! " | |
378 | "sizep: %p, lsizep: %p\n", sizep, lsizep); | |
379 | ||
a7f290da BH |
380 | ppc64_caches.isize = size; |
381 | ppc64_caches.iline_size = lsize; | |
40ef8cbc PM |
382 | ppc64_caches.log_iline_size = __ilog2(lsize); |
383 | ppc64_caches.ilines_per_page = PAGE_SIZE / lsize; | |
384 | } | |
385 | } | |
386 | ||
40ef8cbc PM |
387 | DBG(" <- initialize_cache_info()\n"); |
388 | } | |
389 | ||
40ef8cbc PM |
390 | |
391 | /* | |
392 | * Do some initial setup of the system. The parameters are those which | |
393 | * were passed in from the bootloader. | |
394 | */ | |
395 | void __init setup_system(void) | |
396 | { | |
397 | DBG(" -> setup_system()\n"); | |
398 | ||
b68239ee ME |
399 | #ifdef CONFIG_KEXEC |
400 | kdump_move_device_tree(); | |
401 | #endif | |
40ef8cbc PM |
402 | /* |
403 | * Unflatten the device-tree passed by prom_init or kexec | |
404 | */ | |
405 | unflatten_device_tree(); | |
406 | ||
593e537b ME |
407 | #ifdef CONFIG_KEXEC |
408 | kexec_setup(); /* requires unflattened device tree. */ | |
409 | #endif | |
410 | ||
40ef8cbc PM |
411 | /* |
412 | * Fill the ppc64_caches & systemcfg structures with informations | |
943ffb58 | 413 | * retrieved from the device-tree. Need to be called before |
40ef8cbc PM |
414 | * finish_device_tree() since the later requires some of the |
415 | * informations filled up here to properly parse the interrupt | |
416 | * tree. | |
417 | * It also sets up the cache line sizes which allows to call | |
418 | * routines like flush_icache_range (used by the hash init | |
419 | * later on). | |
420 | */ | |
421 | initialize_cache_info(); | |
422 | ||
423 | #ifdef CONFIG_PPC_RTAS | |
424 | /* | |
425 | * Initialize RTAS if available | |
426 | */ | |
427 | rtas_initialize(); | |
428 | #endif /* CONFIG_PPC_RTAS */ | |
40ef8cbc PM |
429 | |
430 | /* | |
431 | * Check if we have an initrd provided via the device-tree | |
432 | */ | |
433 | check_for_initrd(); | |
40ef8cbc PM |
434 | |
435 | /* | |
436 | * Do some platform specific early initializations, that includes | |
437 | * setting up the hash table pointers. It also sets up some interrupt-mapping | |
438 | * related options that will be used by finish_device_tree() | |
439 | */ | |
440 | ppc_md.init_early(); | |
40ef8cbc | 441 | |
463ce0e1 BH |
442 | /* |
443 | * We can discover serial ports now since the above did setup the | |
444 | * hash table management for us, thus ioremap works. We do that early | |
445 | * so that further code can be debugged | |
446 | */ | |
463ce0e1 | 447 | find_legacy_serial_ports(); |
463ce0e1 | 448 | |
40ef8cbc PM |
449 | /* |
450 | * "Finish" the device-tree, that is do the actual parsing of | |
451 | * some of the properties like the interrupt map | |
452 | */ | |
453 | finish_device_tree(); | |
40ef8cbc PM |
454 | |
455 | /* | |
456 | * Initialize xmon | |
457 | */ | |
458 | #ifdef CONFIG_XMON_DEFAULT | |
459 | xmon_init(1); | |
460 | #endif | |
40ef8cbc PM |
461 | /* |
462 | * Register early console | |
463 | */ | |
464 | register_early_udbg_console(); | |
40ef8cbc PM |
465 | |
466 | /* Save unparsed command line copy for /proc/cmdline */ | |
467 | strlcpy(saved_command_line, cmd_line, COMMAND_LINE_SIZE); | |
468 | ||
469 | parse_early_param(); | |
40ef8cbc | 470 | |
5ad57078 PM |
471 | check_smt_enabled(); |
472 | smp_setup_cpu_maps(); | |
40ef8cbc | 473 | |
f018b36f | 474 | #ifdef CONFIG_SMP |
40ef8cbc PM |
475 | /* Release secondary cpus out of their spinloops at 0x60 now that |
476 | * we can map physical -> logical CPU ids | |
477 | */ | |
478 | smp_release_cpus(); | |
f018b36f | 479 | #endif |
40ef8cbc PM |
480 | |
481 | printk("Starting Linux PPC64 %s\n", system_utsname.version); | |
482 | ||
483 | printk("-----------------------------------------------------\n"); | |
484 | printk("ppc64_pft_size = 0x%lx\n", ppc64_pft_size); | |
a7f290da BH |
485 | printk("ppc64_interrupt_controller = 0x%ld\n", |
486 | ppc64_interrupt_controller); | |
487 | printk("platform = 0x%x\n", _machine); | |
488 | printk("physicalMemorySize = 0x%lx\n", lmb_phys_mem_size()); | |
40ef8cbc | 489 | printk("ppc64_caches.dcache_line_size = 0x%x\n", |
a7f290da | 490 | ppc64_caches.dline_size); |
40ef8cbc | 491 | printk("ppc64_caches.icache_line_size = 0x%x\n", |
a7f290da | 492 | ppc64_caches.iline_size); |
40ef8cbc PM |
493 | printk("htab_address = 0x%p\n", htab_address); |
494 | printk("htab_hash_mask = 0x%lx\n", htab_hash_mask); | |
398ab1fc ME |
495 | #if PHYSICAL_START > 0 |
496 | printk("physical_start = 0x%x\n", PHYSICAL_START); | |
497 | #endif | |
40ef8cbc | 498 | printk("-----------------------------------------------------\n"); |
40ef8cbc | 499 | |
40ef8cbc PM |
500 | DBG(" <- setup_system()\n"); |
501 | } | |
502 | ||
40ef8cbc PM |
503 | static int ppc64_panic_event(struct notifier_block *this, |
504 | unsigned long event, void *ptr) | |
505 | { | |
506 | ppc_md.panic((char *)ptr); /* May not return */ | |
507 | return NOTIFY_DONE; | |
508 | } | |
509 | ||
40ef8cbc PM |
510 | #ifdef CONFIG_IRQSTACKS |
511 | static void __init irqstack_early_init(void) | |
512 | { | |
513 | unsigned int i; | |
514 | ||
515 | /* | |
516 | * interrupt stacks must be under 256MB, we cannot afford to take | |
517 | * SLB misses on them. | |
518 | */ | |
519 | for_each_cpu(i) { | |
3c726f8d BH |
520 | softirq_ctx[i] = (struct thread_info *) |
521 | __va(lmb_alloc_base(THREAD_SIZE, | |
522 | THREAD_SIZE, 0x10000000)); | |
523 | hardirq_ctx[i] = (struct thread_info *) | |
524 | __va(lmb_alloc_base(THREAD_SIZE, | |
525 | THREAD_SIZE, 0x10000000)); | |
40ef8cbc PM |
526 | } |
527 | } | |
528 | #else | |
529 | #define irqstack_early_init() | |
530 | #endif | |
531 | ||
532 | /* | |
533 | * Stack space used when we detect a bad kernel stack pointer, and | |
534 | * early in SMP boots before relocation is enabled. | |
535 | */ | |
536 | static void __init emergency_stack_init(void) | |
537 | { | |
538 | unsigned long limit; | |
539 | unsigned int i; | |
540 | ||
541 | /* | |
542 | * Emergency stacks must be under 256MB, we cannot afford to take | |
543 | * SLB misses on them. The ABI also requires them to be 128-byte | |
544 | * aligned. | |
545 | * | |
546 | * Since we use these as temporary stacks during secondary CPU | |
547 | * bringup, we need to get at them in real mode. This means they | |
548 | * must also be within the RMO region. | |
549 | */ | |
550 | limit = min(0x10000000UL, lmb.rmo_size); | |
551 | ||
552 | for_each_cpu(i) | |
3c726f8d BH |
553 | paca[i].emergency_sp = |
554 | __va(lmb_alloc_base(HW_PAGE_SIZE, 128, limit)) + HW_PAGE_SIZE; | |
40ef8cbc PM |
555 | } |
556 | ||
40ef8cbc PM |
557 | /* |
558 | * Called into from start_kernel, after lock_kernel has been called. | |
559 | * Initializes bootmem, which is unsed to manage page allocation until | |
560 | * mem_init is called. | |
561 | */ | |
562 | void __init setup_arch(char **cmdline_p) | |
563 | { | |
564 | extern void do_init_bootmem(void); | |
565 | ||
40ef8cbc PM |
566 | ppc64_boot_msg(0x12, "Setup Arch"); |
567 | ||
568 | *cmdline_p = cmd_line; | |
569 | ||
570 | /* | |
571 | * Set cache line size based on type of cpu as a default. | |
572 | * Systems with OF can look in the properties on the cpu node(s) | |
573 | * for a possibly more accurate value. | |
574 | */ | |
575 | dcache_bsize = ppc64_caches.dline_size; | |
576 | icache_bsize = ppc64_caches.iline_size; | |
577 | ||
578 | /* reboot on panic */ | |
579 | panic_timeout = 180; | |
40ef8cbc PM |
580 | |
581 | if (ppc_md.panic) | |
582 | notifier_chain_register(&panic_notifier_list, &ppc64_panic_block); | |
583 | ||
584 | init_mm.start_code = PAGE_OFFSET; | |
585 | init_mm.end_code = (unsigned long) _etext; | |
586 | init_mm.end_data = (unsigned long) _edata; | |
587 | init_mm.brk = klimit; | |
588 | ||
589 | irqstack_early_init(); | |
590 | emergency_stack_init(); | |
591 | ||
40ef8cbc PM |
592 | stabs_alloc(); |
593 | ||
594 | /* set up the bootmem stuff with available memory */ | |
595 | do_init_bootmem(); | |
596 | sparse_init(); | |
597 | ||
0458060c PM |
598 | #ifdef CONFIG_DUMMY_CONSOLE |
599 | conswitchp = &dummy_con; | |
600 | #endif | |
601 | ||
40ef8cbc PM |
602 | ppc_md.setup_arch(); |
603 | ||
604 | /* Use the default idle loop if the platform hasn't provided one. */ | |
605 | if (NULL == ppc_md.idle_loop) { | |
606 | ppc_md.idle_loop = default_idle; | |
607 | printk(KERN_INFO "Using default idle loop\n"); | |
608 | } | |
609 | ||
610 | paging_init(); | |
611 | ppc64_boot_msg(0x15, "Setup Done"); | |
612 | } | |
613 | ||
614 | ||
615 | /* ToDo: do something useful if ppc_md is not yet setup. */ | |
616 | #define PPC64_LINUX_FUNCTION 0x0f000000 | |
617 | #define PPC64_IPL_MESSAGE 0xc0000000 | |
618 | #define PPC64_TERM_MESSAGE 0xb0000000 | |
619 | ||
620 | static void ppc64_do_msg(unsigned int src, const char *msg) | |
621 | { | |
622 | if (ppc_md.progress) { | |
623 | char buf[128]; | |
624 | ||
625 | sprintf(buf, "%08X\n", src); | |
626 | ppc_md.progress(buf, 0); | |
627 | snprintf(buf, 128, "%s", msg); | |
628 | ppc_md.progress(buf, 0); | |
629 | } | |
630 | } | |
631 | ||
632 | /* Print a boot progress message. */ | |
633 | void ppc64_boot_msg(unsigned int src, const char *msg) | |
634 | { | |
635 | ppc64_do_msg(PPC64_LINUX_FUNCTION|PPC64_IPL_MESSAGE|src, msg); | |
636 | printk("[boot]%04x %s\n", src, msg); | |
637 | } | |
638 | ||
639 | /* Print a termination message (print only -- does not stop the kernel) */ | |
640 | void ppc64_terminate_msg(unsigned int src, const char *msg) | |
641 | { | |
642 | ppc64_do_msg(PPC64_LINUX_FUNCTION|PPC64_TERM_MESSAGE|src, msg); | |
643 | printk("[terminate]%04x %s\n", src, msg); | |
644 | } | |
645 | ||
40ef8cbc PM |
646 | int check_legacy_ioport(unsigned long base_port) |
647 | { | |
648 | if (ppc_md.check_legacy_ioport == NULL) | |
649 | return 0; | |
650 | return ppc_md.check_legacy_ioport(base_port); | |
651 | } | |
652 | EXPORT_SYMBOL(check_legacy_ioport); | |
653 | ||
40ef8cbc PM |
654 | void cpu_die(void) |
655 | { | |
656 | if (ppc_md.cpu_die) | |
657 | ppc_md.cpu_die(); | |
658 | } | |
7a0268fa AB |
659 | |
660 | #ifdef CONFIG_SMP | |
661 | void __init setup_per_cpu_areas(void) | |
662 | { | |
663 | int i; | |
664 | unsigned long size; | |
665 | char *ptr; | |
666 | ||
667 | /* Copy section for each CPU (we discard the original) */ | |
668 | size = ALIGN(__per_cpu_end - __per_cpu_start, SMP_CACHE_BYTES); | |
669 | #ifdef CONFIG_MODULES | |
670 | if (size < PERCPU_ENOUGH_ROOM) | |
671 | size = PERCPU_ENOUGH_ROOM; | |
672 | #endif | |
673 | ||
674 | for_each_cpu(i) { | |
675 | ptr = alloc_bootmem_node(NODE_DATA(cpu_to_node(i)), size); | |
676 | if (!ptr) | |
677 | panic("Cannot allocate cpu data for CPU %d\n", i); | |
678 | ||
679 | paca[i].data_offset = ptr - __per_cpu_start; | |
680 | memcpy(ptr, __per_cpu_start, __per_cpu_end - __per_cpu_start); | |
681 | } | |
682 | } | |
683 | #endif |