]>
Commit | Line | Data |
---|---|---|
2f4cf5e4 AG |
1 | /* |
2 | * Copyright (C) 2009. SUSE Linux Products GmbH. All rights reserved. | |
3 | * | |
4 | * Authors: | |
5 | * Alexander Graf <agraf@suse.de> | |
6 | * Kevin Wolf <mail@kevin-wolf.de> | |
7 | * | |
8 | * Description: | |
9 | * This file is derived from arch/powerpc/kvm/44x.c, | |
10 | * by Hollis Blanchard <hollisb@us.ibm.com>. | |
11 | * | |
12 | * This program is free software; you can redistribute it and/or modify | |
13 | * it under the terms of the GNU General Public License, version 2, as | |
14 | * published by the Free Software Foundation. | |
15 | */ | |
16 | ||
17 | #include <linux/kvm_host.h> | |
18 | #include <linux/err.h> | |
66b15db6 | 19 | #include <linux/export.h> |
329d20ba | 20 | #include <linux/slab.h> |
2f4cf5e4 AG |
21 | |
22 | #include <asm/reg.h> | |
23 | #include <asm/cputable.h> | |
24 | #include <asm/cacheflush.h> | |
25 | #include <asm/tlbflush.h> | |
26 | #include <asm/uaccess.h> | |
27 | #include <asm/io.h> | |
28 | #include <asm/kvm_ppc.h> | |
29 | #include <asm/kvm_book3s.h> | |
30 | #include <asm/mmu_context.h> | |
149dbdb1 | 31 | #include <asm/page.h> |
5a0e3ad6 | 32 | #include <linux/gfp.h> |
2f4cf5e4 AG |
33 | #include <linux/sched.h> |
34 | #include <linux/vmalloc.h> | |
9fb244a2 | 35 | #include <linux/highmem.h> |
2f4cf5e4 | 36 | |
c4befc58 PM |
37 | #include "trace.h" |
38 | ||
2f4cf5e4 AG |
39 | #define VCPU_STAT(x) offsetof(struct kvm_vcpu, stat.x), KVM_STAT_VCPU |
40 | ||
41 | /* #define EXIT_DEBUG */ | |
07b0907d | 42 | |
2f4cf5e4 AG |
43 | struct kvm_stats_debugfs_item debugfs_entries[] = { |
44 | { "exits", VCPU_STAT(sum_exits) }, | |
45 | { "mmio", VCPU_STAT(mmio_exits) }, | |
46 | { "sig", VCPU_STAT(signal_exits) }, | |
47 | { "sysc", VCPU_STAT(syscall_exits) }, | |
48 | { "inst_emu", VCPU_STAT(emulated_inst_exits) }, | |
49 | { "dec", VCPU_STAT(dec_exits) }, | |
50 | { "ext_intr", VCPU_STAT(ext_intr_exits) }, | |
51 | { "queue_intr", VCPU_STAT(queue_intr) }, | |
52 | { "halt_wakeup", VCPU_STAT(halt_wakeup) }, | |
53 | { "pf_storage", VCPU_STAT(pf_storage) }, | |
54 | { "sp_storage", VCPU_STAT(sp_storage) }, | |
55 | { "pf_instruc", VCPU_STAT(pf_instruc) }, | |
56 | { "sp_instruc", VCPU_STAT(sp_instruc) }, | |
57 | { "ld", VCPU_STAT(ld) }, | |
58 | { "ld_slow", VCPU_STAT(ld_slow) }, | |
59 | { "st", VCPU_STAT(st) }, | |
60 | { "st_slow", VCPU_STAT(st_slow) }, | |
61 | { NULL } | |
62 | }; | |
63 | ||
64 | void kvmppc_core_load_host_debugstate(struct kvm_vcpu *vcpu) | |
65 | { | |
66 | } | |
67 | ||
68 | void kvmppc_core_load_guest_debugstate(struct kvm_vcpu *vcpu) | |
69 | { | |
70 | } | |
71 | ||
2f4cf5e4 AG |
72 | void kvmppc_inject_interrupt(struct kvm_vcpu *vcpu, int vec, u64 flags) |
73 | { | |
de7906c3 AG |
74 | vcpu->arch.shared->srr0 = kvmppc_get_pc(vcpu); |
75 | vcpu->arch.shared->srr1 = vcpu->arch.shared->msr | flags; | |
f05ed4d5 | 76 | kvmppc_set_pc(vcpu, kvmppc_interrupt_offset(vcpu) + vec); |
2f4cf5e4 AG |
77 | vcpu->arch.mmu.reset_msr(vcpu); |
78 | } | |
79 | ||
583617b7 | 80 | static int kvmppc_book3s_vec2irqprio(unsigned int vec) |
2f4cf5e4 AG |
81 | { |
82 | unsigned int prio; | |
83 | ||
2f4cf5e4 AG |
84 | switch (vec) { |
85 | case 0x100: prio = BOOK3S_IRQPRIO_SYSTEM_RESET; break; | |
86 | case 0x200: prio = BOOK3S_IRQPRIO_MACHINE_CHECK; break; | |
87 | case 0x300: prio = BOOK3S_IRQPRIO_DATA_STORAGE; break; | |
88 | case 0x380: prio = BOOK3S_IRQPRIO_DATA_SEGMENT; break; | |
89 | case 0x400: prio = BOOK3S_IRQPRIO_INST_STORAGE; break; | |
90 | case 0x480: prio = BOOK3S_IRQPRIO_INST_SEGMENT; break; | |
91 | case 0x500: prio = BOOK3S_IRQPRIO_EXTERNAL; break; | |
17bd1580 | 92 | case 0x501: prio = BOOK3S_IRQPRIO_EXTERNAL_LEVEL; break; |
2f4cf5e4 AG |
93 | case 0x600: prio = BOOK3S_IRQPRIO_ALIGNMENT; break; |
94 | case 0x700: prio = BOOK3S_IRQPRIO_PROGRAM; break; | |
95 | case 0x800: prio = BOOK3S_IRQPRIO_FP_UNAVAIL; break; | |
96 | case 0x900: prio = BOOK3S_IRQPRIO_DECREMENTER; break; | |
97 | case 0xc00: prio = BOOK3S_IRQPRIO_SYSCALL; break; | |
98 | case 0xd00: prio = BOOK3S_IRQPRIO_DEBUG; break; | |
99 | case 0xf20: prio = BOOK3S_IRQPRIO_ALTIVEC; break; | |
100 | case 0xf40: prio = BOOK3S_IRQPRIO_VSX; break; | |
101 | default: prio = BOOK3S_IRQPRIO_MAX; break; | |
102 | } | |
103 | ||
583617b7 AG |
104 | return prio; |
105 | } | |
106 | ||
7706664d AG |
107 | static void kvmppc_book3s_dequeue_irqprio(struct kvm_vcpu *vcpu, |
108 | unsigned int vec) | |
109 | { | |
f05ed4d5 PM |
110 | unsigned long old_pending = vcpu->arch.pending_exceptions; |
111 | ||
7706664d AG |
112 | clear_bit(kvmppc_book3s_vec2irqprio(vec), |
113 | &vcpu->arch.pending_exceptions); | |
9ee18b1e | 114 | |
f05ed4d5 PM |
115 | kvmppc_update_int_pending(vcpu, vcpu->arch.pending_exceptions, |
116 | old_pending); | |
7706664d AG |
117 | } |
118 | ||
583617b7 AG |
119 | void kvmppc_book3s_queue_irqprio(struct kvm_vcpu *vcpu, unsigned int vec) |
120 | { | |
121 | vcpu->stat.queue_intr++; | |
122 | ||
123 | set_bit(kvmppc_book3s_vec2irqprio(vec), | |
124 | &vcpu->arch.pending_exceptions); | |
2f4cf5e4 AG |
125 | #ifdef EXIT_DEBUG |
126 | printk(KERN_INFO "Queueing interrupt %x\n", vec); | |
127 | #endif | |
128 | } | |
129 | ||
130 | ||
25a8a02d | 131 | void kvmppc_core_queue_program(struct kvm_vcpu *vcpu, ulong flags) |
2f4cf5e4 | 132 | { |
3cf658b6 PM |
133 | /* might as well deliver this straight away */ |
134 | kvmppc_inject_interrupt(vcpu, BOOK3S_INTERRUPT_PROGRAM, flags); | |
2f4cf5e4 AG |
135 | } |
136 | ||
137 | void kvmppc_core_queue_dec(struct kvm_vcpu *vcpu) | |
138 | { | |
139 | kvmppc_book3s_queue_irqprio(vcpu, BOOK3S_INTERRUPT_DECREMENTER); | |
140 | } | |
141 | ||
142 | int kvmppc_core_pending_dec(struct kvm_vcpu *vcpu) | |
143 | { | |
44075d95 | 144 | return test_bit(BOOK3S_IRQPRIO_DECREMENTER, &vcpu->arch.pending_exceptions); |
2f4cf5e4 AG |
145 | } |
146 | ||
7706664d AG |
147 | void kvmppc_core_dequeue_dec(struct kvm_vcpu *vcpu) |
148 | { | |
149 | kvmppc_book3s_dequeue_irqprio(vcpu, BOOK3S_INTERRUPT_DECREMENTER); | |
150 | } | |
151 | ||
2f4cf5e4 AG |
152 | void kvmppc_core_queue_external(struct kvm_vcpu *vcpu, |
153 | struct kvm_interrupt *irq) | |
154 | { | |
17bd1580 AG |
155 | unsigned int vec = BOOK3S_INTERRUPT_EXTERNAL; |
156 | ||
157 | if (irq->irq == KVM_INTERRUPT_SET_LEVEL) | |
158 | vec = BOOK3S_INTERRUPT_EXTERNAL_LEVEL; | |
159 | ||
160 | kvmppc_book3s_queue_irqprio(vcpu, vec); | |
2f4cf5e4 AG |
161 | } |
162 | ||
18978768 AG |
163 | void kvmppc_core_dequeue_external(struct kvm_vcpu *vcpu, |
164 | struct kvm_interrupt *irq) | |
165 | { | |
166 | kvmppc_book3s_dequeue_irqprio(vcpu, BOOK3S_INTERRUPT_EXTERNAL); | |
17bd1580 | 167 | kvmppc_book3s_dequeue_irqprio(vcpu, BOOK3S_INTERRUPT_EXTERNAL_LEVEL); |
18978768 AG |
168 | } |
169 | ||
2f4cf5e4 AG |
170 | int kvmppc_book3s_irqprio_deliver(struct kvm_vcpu *vcpu, unsigned int priority) |
171 | { | |
172 | int deliver = 1; | |
173 | int vec = 0; | |
f05ed4d5 | 174 | bool crit = kvmppc_critical_section(vcpu); |
2f4cf5e4 AG |
175 | |
176 | switch (priority) { | |
177 | case BOOK3S_IRQPRIO_DECREMENTER: | |
5c6cedf4 | 178 | deliver = (vcpu->arch.shared->msr & MSR_EE) && !crit; |
2f4cf5e4 AG |
179 | vec = BOOK3S_INTERRUPT_DECREMENTER; |
180 | break; | |
181 | case BOOK3S_IRQPRIO_EXTERNAL: | |
17bd1580 | 182 | case BOOK3S_IRQPRIO_EXTERNAL_LEVEL: |
5c6cedf4 | 183 | deliver = (vcpu->arch.shared->msr & MSR_EE) && !crit; |
2f4cf5e4 AG |
184 | vec = BOOK3S_INTERRUPT_EXTERNAL; |
185 | break; | |
186 | case BOOK3S_IRQPRIO_SYSTEM_RESET: | |
187 | vec = BOOK3S_INTERRUPT_SYSTEM_RESET; | |
188 | break; | |
189 | case BOOK3S_IRQPRIO_MACHINE_CHECK: | |
190 | vec = BOOK3S_INTERRUPT_MACHINE_CHECK; | |
191 | break; | |
192 | case BOOK3S_IRQPRIO_DATA_STORAGE: | |
193 | vec = BOOK3S_INTERRUPT_DATA_STORAGE; | |
194 | break; | |
195 | case BOOK3S_IRQPRIO_INST_STORAGE: | |
196 | vec = BOOK3S_INTERRUPT_INST_STORAGE; | |
197 | break; | |
198 | case BOOK3S_IRQPRIO_DATA_SEGMENT: | |
199 | vec = BOOK3S_INTERRUPT_DATA_SEGMENT; | |
200 | break; | |
201 | case BOOK3S_IRQPRIO_INST_SEGMENT: | |
202 | vec = BOOK3S_INTERRUPT_INST_SEGMENT; | |
203 | break; | |
204 | case BOOK3S_IRQPRIO_ALIGNMENT: | |
205 | vec = BOOK3S_INTERRUPT_ALIGNMENT; | |
206 | break; | |
207 | case BOOK3S_IRQPRIO_PROGRAM: | |
208 | vec = BOOK3S_INTERRUPT_PROGRAM; | |
209 | break; | |
210 | case BOOK3S_IRQPRIO_VSX: | |
211 | vec = BOOK3S_INTERRUPT_VSX; | |
212 | break; | |
213 | case BOOK3S_IRQPRIO_ALTIVEC: | |
214 | vec = BOOK3S_INTERRUPT_ALTIVEC; | |
215 | break; | |
216 | case BOOK3S_IRQPRIO_FP_UNAVAIL: | |
217 | vec = BOOK3S_INTERRUPT_FP_UNAVAIL; | |
218 | break; | |
219 | case BOOK3S_IRQPRIO_SYSCALL: | |
220 | vec = BOOK3S_INTERRUPT_SYSCALL; | |
221 | break; | |
222 | case BOOK3S_IRQPRIO_DEBUG: | |
223 | vec = BOOK3S_INTERRUPT_TRACE; | |
224 | break; | |
225 | case BOOK3S_IRQPRIO_PERFORMANCE_MONITOR: | |
226 | vec = BOOK3S_INTERRUPT_PERFMON; | |
227 | break; | |
228 | default: | |
229 | deliver = 0; | |
230 | printk(KERN_ERR "KVM: Unknown interrupt: 0x%x\n", priority); | |
231 | break; | |
232 | } | |
233 | ||
234 | #if 0 | |
235 | printk(KERN_INFO "Deliver interrupt 0x%x? %x\n", vec, deliver); | |
236 | #endif | |
237 | ||
238 | if (deliver) | |
3cf658b6 | 239 | kvmppc_inject_interrupt(vcpu, vec, 0); |
2f4cf5e4 AG |
240 | |
241 | return deliver; | |
242 | } | |
243 | ||
17bd1580 AG |
244 | /* |
245 | * This function determines if an irqprio should be cleared once issued. | |
246 | */ | |
247 | static bool clear_irqprio(struct kvm_vcpu *vcpu, unsigned int priority) | |
248 | { | |
249 | switch (priority) { | |
250 | case BOOK3S_IRQPRIO_DECREMENTER: | |
251 | /* DEC interrupts get cleared by mtdec */ | |
252 | return false; | |
253 | case BOOK3S_IRQPRIO_EXTERNAL_LEVEL: | |
254 | /* External interrupts get cleared by userspace */ | |
255 | return false; | |
256 | } | |
257 | ||
258 | return true; | |
259 | } | |
260 | ||
a8e4ef84 | 261 | int kvmppc_core_prepare_to_enter(struct kvm_vcpu *vcpu) |
2f4cf5e4 AG |
262 | { |
263 | unsigned long *pending = &vcpu->arch.pending_exceptions; | |
90bba358 | 264 | unsigned long old_pending = vcpu->arch.pending_exceptions; |
2f4cf5e4 AG |
265 | unsigned int priority; |
266 | ||
2f4cf5e4 AG |
267 | #ifdef EXIT_DEBUG |
268 | if (vcpu->arch.pending_exceptions) | |
269 | printk(KERN_EMERG "KVM: Check pending: %lx\n", vcpu->arch.pending_exceptions); | |
270 | #endif | |
271 | priority = __ffs(*pending); | |
ada7ba17 | 272 | while (priority < BOOK3S_IRQPRIO_MAX) { |
7706664d | 273 | if (kvmppc_book3s_irqprio_deliver(vcpu, priority) && |
17bd1580 | 274 | clear_irqprio(vcpu, priority)) { |
2f4cf5e4 AG |
275 | clear_bit(priority, &vcpu->arch.pending_exceptions); |
276 | break; | |
277 | } | |
278 | ||
279 | priority = find_next_bit(pending, | |
280 | BITS_PER_BYTE * sizeof(*pending), | |
281 | priority + 1); | |
282 | } | |
90bba358 AG |
283 | |
284 | /* Tell the guest about our interrupt status */ | |
f05ed4d5 | 285 | kvmppc_update_int_pending(vcpu, *pending, old_pending); |
a8e4ef84 AG |
286 | |
287 | return 0; | |
2f4cf5e4 AG |
288 | } |
289 | ||
e8508940 AG |
290 | pfn_t kvmppc_gfn_to_pfn(struct kvm_vcpu *vcpu, gfn_t gfn) |
291 | { | |
292 | ulong mp_pa = vcpu->arch.magic_page_pa; | |
293 | ||
bbcc9c06 BH |
294 | if (!(vcpu->arch.shared->msr & MSR_SF)) |
295 | mp_pa = (uint32_t)mp_pa; | |
296 | ||
e8508940 AG |
297 | /* Magic page override */ |
298 | if (unlikely(mp_pa) && | |
299 | unlikely(((gfn << PAGE_SHIFT) & KVM_PAM) == | |
300 | ((mp_pa & PAGE_MASK) & KVM_PAM))) { | |
301 | ulong shared_page = ((ulong)vcpu->arch.shared) & PAGE_MASK; | |
302 | pfn_t pfn; | |
303 | ||
304 | pfn = (pfn_t)virt_to_phys((void*)shared_page) >> PAGE_SHIFT; | |
305 | get_page(pfn_to_page(pfn)); | |
306 | return pfn; | |
307 | } | |
308 | ||
309 | return gfn_to_pfn(vcpu->kvm, gfn); | |
310 | } | |
311 | ||
2f4cf5e4 AG |
312 | static int kvmppc_xlate(struct kvm_vcpu *vcpu, ulong eaddr, bool data, |
313 | struct kvmppc_pte *pte) | |
314 | { | |
666e7252 | 315 | int relocated = (vcpu->arch.shared->msr & (data ? MSR_DR : MSR_IR)); |
2f4cf5e4 AG |
316 | int r; |
317 | ||
318 | if (relocated) { | |
319 | r = vcpu->arch.mmu.xlate(vcpu, eaddr, pte, data); | |
320 | } else { | |
321 | pte->eaddr = eaddr; | |
28e83b4f | 322 | pte->raddr = eaddr & KVM_PAM; |
3eeafd7d | 323 | pte->vpage = VSID_REAL | eaddr >> 12; |
2f4cf5e4 AG |
324 | pte->may_read = true; |
325 | pte->may_write = true; | |
326 | pte->may_execute = true; | |
327 | r = 0; | |
328 | } | |
329 | ||
330 | return r; | |
331 | } | |
332 | ||
333 | static hva_t kvmppc_bad_hva(void) | |
334 | { | |
335 | return PAGE_OFFSET; | |
336 | } | |
337 | ||
338 | static hva_t kvmppc_pte_to_hva(struct kvm_vcpu *vcpu, struct kvmppc_pte *pte, | |
339 | bool read) | |
340 | { | |
341 | hva_t hpage; | |
342 | ||
343 | if (read && !pte->may_read) | |
344 | goto err; | |
345 | ||
346 | if (!read && !pte->may_write) | |
347 | goto err; | |
348 | ||
349 | hpage = gfn_to_hva(vcpu->kvm, pte->raddr >> PAGE_SHIFT); | |
350 | if (kvm_is_error_hva(hpage)) | |
351 | goto err; | |
352 | ||
353 | return hpage | (pte->raddr & ~PAGE_MASK); | |
354 | err: | |
355 | return kvmppc_bad_hva(); | |
356 | } | |
357 | ||
5467a97d AG |
358 | int kvmppc_st(struct kvm_vcpu *vcpu, ulong *eaddr, int size, void *ptr, |
359 | bool data) | |
2f4cf5e4 AG |
360 | { |
361 | struct kvmppc_pte pte; | |
2f4cf5e4 AG |
362 | |
363 | vcpu->stat.st++; | |
364 | ||
5467a97d | 365 | if (kvmppc_xlate(vcpu, *eaddr, data, &pte)) |
9fb244a2 | 366 | return -ENOENT; |
5467a97d AG |
367 | |
368 | *eaddr = pte.raddr; | |
2f4cf5e4 | 369 | |
9fb244a2 AG |
370 | if (!pte.may_write) |
371 | return -EPERM; | |
2f4cf5e4 | 372 | |
9fb244a2 AG |
373 | if (kvm_write_guest(vcpu->kvm, pte.raddr, ptr, size)) |
374 | return EMULATE_DO_MMIO; | |
2f4cf5e4 | 375 | |
5467a97d | 376 | return EMULATE_DONE; |
2f4cf5e4 AG |
377 | } |
378 | ||
5467a97d | 379 | int kvmppc_ld(struct kvm_vcpu *vcpu, ulong *eaddr, int size, void *ptr, |
2f4cf5e4 AG |
380 | bool data) |
381 | { | |
382 | struct kvmppc_pte pte; | |
5467a97d | 383 | hva_t hva = *eaddr; |
2f4cf5e4 AG |
384 | |
385 | vcpu->stat.ld++; | |
386 | ||
5467a97d AG |
387 | if (kvmppc_xlate(vcpu, *eaddr, data, &pte)) |
388 | goto nopte; | |
389 | ||
390 | *eaddr = pte.raddr; | |
2f4cf5e4 AG |
391 | |
392 | hva = kvmppc_pte_to_hva(vcpu, &pte, true); | |
393 | if (kvm_is_error_hva(hva)) | |
5467a97d | 394 | goto mmio; |
2f4cf5e4 AG |
395 | |
396 | if (copy_from_user(ptr, (void __user *)hva, size)) { | |
397 | printk(KERN_INFO "kvmppc_ld at 0x%lx failed\n", hva); | |
5467a97d | 398 | goto mmio; |
2f4cf5e4 AG |
399 | } |
400 | ||
5467a97d | 401 | return EMULATE_DONE; |
2f4cf5e4 | 402 | |
5467a97d | 403 | nopte: |
2f4cf5e4 | 404 | return -ENOENT; |
5467a97d AG |
405 | mmio: |
406 | return EMULATE_DO_MMIO; | |
2f4cf5e4 AG |
407 | } |
408 | ||
2f4cf5e4 AG |
409 | int kvm_arch_vcpu_setup(struct kvm_vcpu *vcpu) |
410 | { | |
411 | return 0; | |
412 | } | |
413 | ||
f61c94bb BB |
414 | int kvmppc_subarch_vcpu_init(struct kvm_vcpu *vcpu) |
415 | { | |
416 | return 0; | |
417 | } | |
418 | ||
419 | void kvmppc_subarch_vcpu_uninit(struct kvm_vcpu *vcpu) | |
420 | { | |
421 | } | |
422 | ||
2f4cf5e4 AG |
423 | int kvm_arch_vcpu_ioctl_get_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs) |
424 | { | |
425 | int i; | |
426 | ||
c7f38f46 | 427 | regs->pc = kvmppc_get_pc(vcpu); |
992b5b29 | 428 | regs->cr = kvmppc_get_cr(vcpu); |
c7f38f46 AG |
429 | regs->ctr = kvmppc_get_ctr(vcpu); |
430 | regs->lr = kvmppc_get_lr(vcpu); | |
992b5b29 | 431 | regs->xer = kvmppc_get_xer(vcpu); |
666e7252 | 432 | regs->msr = vcpu->arch.shared->msr; |
de7906c3 AG |
433 | regs->srr0 = vcpu->arch.shared->srr0; |
434 | regs->srr1 = vcpu->arch.shared->srr1; | |
2f4cf5e4 | 435 | regs->pid = vcpu->arch.pid; |
a73a9599 AG |
436 | regs->sprg0 = vcpu->arch.shared->sprg0; |
437 | regs->sprg1 = vcpu->arch.shared->sprg1; | |
438 | regs->sprg2 = vcpu->arch.shared->sprg2; | |
439 | regs->sprg3 = vcpu->arch.shared->sprg3; | |
b5904972 SW |
440 | regs->sprg4 = vcpu->arch.shared->sprg4; |
441 | regs->sprg5 = vcpu->arch.shared->sprg5; | |
442 | regs->sprg6 = vcpu->arch.shared->sprg6; | |
443 | regs->sprg7 = vcpu->arch.shared->sprg7; | |
2f4cf5e4 AG |
444 | |
445 | for (i = 0; i < ARRAY_SIZE(regs->gpr); i++) | |
8e5b26b5 | 446 | regs->gpr[i] = kvmppc_get_gpr(vcpu, i); |
2f4cf5e4 AG |
447 | |
448 | return 0; | |
449 | } | |
450 | ||
451 | int kvm_arch_vcpu_ioctl_set_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs) | |
452 | { | |
453 | int i; | |
454 | ||
c7f38f46 | 455 | kvmppc_set_pc(vcpu, regs->pc); |
992b5b29 | 456 | kvmppc_set_cr(vcpu, regs->cr); |
c7f38f46 AG |
457 | kvmppc_set_ctr(vcpu, regs->ctr); |
458 | kvmppc_set_lr(vcpu, regs->lr); | |
992b5b29 | 459 | kvmppc_set_xer(vcpu, regs->xer); |
2f4cf5e4 | 460 | kvmppc_set_msr(vcpu, regs->msr); |
de7906c3 AG |
461 | vcpu->arch.shared->srr0 = regs->srr0; |
462 | vcpu->arch.shared->srr1 = regs->srr1; | |
a73a9599 AG |
463 | vcpu->arch.shared->sprg0 = regs->sprg0; |
464 | vcpu->arch.shared->sprg1 = regs->sprg1; | |
465 | vcpu->arch.shared->sprg2 = regs->sprg2; | |
466 | vcpu->arch.shared->sprg3 = regs->sprg3; | |
b5904972 SW |
467 | vcpu->arch.shared->sprg4 = regs->sprg4; |
468 | vcpu->arch.shared->sprg5 = regs->sprg5; | |
469 | vcpu->arch.shared->sprg6 = regs->sprg6; | |
470 | vcpu->arch.shared->sprg7 = regs->sprg7; | |
2f4cf5e4 | 471 | |
8e5b26b5 AG |
472 | for (i = 0; i < ARRAY_SIZE(regs->gpr); i++) |
473 | kvmppc_set_gpr(vcpu, i, regs->gpr[i]); | |
2f4cf5e4 AG |
474 | |
475 | return 0; | |
476 | } | |
477 | ||
2f4cf5e4 AG |
478 | int kvm_arch_vcpu_ioctl_get_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu) |
479 | { | |
480 | return -ENOTSUPP; | |
481 | } | |
482 | ||
483 | int kvm_arch_vcpu_ioctl_set_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu) | |
484 | { | |
485 | return -ENOTSUPP; | |
486 | } | |
487 | ||
a136a8bd PM |
488 | int kvm_vcpu_ioctl_get_one_reg(struct kvm_vcpu *vcpu, struct kvm_one_reg *reg) |
489 | { | |
490 | int r; | |
491 | union kvmppc_one_reg val; | |
492 | int size; | |
493 | ||
494 | size = one_reg_size(reg->id); | |
495 | if (size > sizeof(val)) | |
496 | return -EINVAL; | |
497 | ||
498 | r = kvmppc_get_one_reg(vcpu, reg->id, &val); | |
499 | ||
500 | if (r == -EINVAL) { | |
501 | r = 0; | |
502 | switch (reg->id) { | |
503 | case KVM_REG_PPC_DAR: | |
504 | val = get_reg_val(reg->id, vcpu->arch.shared->dar); | |
505 | break; | |
506 | case KVM_REG_PPC_DSISR: | |
507 | val = get_reg_val(reg->id, vcpu->arch.shared->dsisr); | |
508 | break; | |
509 | default: | |
510 | r = -EINVAL; | |
511 | break; | |
512 | } | |
513 | } | |
514 | if (r) | |
515 | return r; | |
516 | ||
517 | if (copy_to_user((char __user *)(unsigned long)reg->addr, &val, size)) | |
518 | r = -EFAULT; | |
519 | ||
520 | return r; | |
521 | } | |
522 | ||
523 | int kvm_vcpu_ioctl_set_one_reg(struct kvm_vcpu *vcpu, struct kvm_one_reg *reg) | |
524 | { | |
525 | int r; | |
526 | union kvmppc_one_reg val; | |
527 | int size; | |
528 | ||
529 | size = one_reg_size(reg->id); | |
530 | if (size > sizeof(val)) | |
531 | return -EINVAL; | |
532 | ||
533 | if (copy_from_user(&val, (char __user *)(unsigned long)reg->addr, size)) | |
534 | return -EFAULT; | |
535 | ||
536 | r = kvmppc_set_one_reg(vcpu, reg->id, &val); | |
537 | ||
538 | if (r == -EINVAL) { | |
539 | r = 0; | |
540 | switch (reg->id) { | |
541 | case KVM_REG_PPC_DAR: | |
542 | vcpu->arch.shared->dar = set_reg_val(reg->id, val); | |
543 | break; | |
544 | case KVM_REG_PPC_DSISR: | |
545 | vcpu->arch.shared->dsisr = set_reg_val(reg->id, val); | |
546 | break; | |
547 | default: | |
548 | r = -EINVAL; | |
549 | break; | |
550 | } | |
551 | } | |
552 | ||
553 | return r; | |
554 | } | |
555 | ||
2f4cf5e4 AG |
556 | int kvm_arch_vcpu_ioctl_translate(struct kvm_vcpu *vcpu, |
557 | struct kvm_translation *tr) | |
558 | { | |
559 | return 0; | |
560 | } | |
561 | ||
dfd4d47e SW |
562 | void kvmppc_decrementer_func(unsigned long data) |
563 | { | |
564 | struct kvm_vcpu *vcpu = (struct kvm_vcpu *)data; | |
565 | ||
566 | kvmppc_core_queue_dec(vcpu); | |
567 | kvm_vcpu_kick(vcpu); | |
568 | } |