]>
Commit | Line | Data |
---|---|---|
bbf45ba5 HB |
1 | /* |
2 | * This program is free software; you can redistribute it and/or modify | |
3 | * it under the terms of the GNU General Public License, version 2, as | |
4 | * published by the Free Software Foundation. | |
5 | * | |
6 | * This program is distributed in the hope that it will be useful, | |
7 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
8 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
9 | * GNU General Public License for more details. | |
10 | * | |
11 | * You should have received a copy of the GNU General Public License | |
12 | * along with this program; if not, write to the Free Software | |
13 | * Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. | |
14 | * | |
15 | * Copyright IBM Corp. 2007 | |
16 | * | |
17 | * Authors: Hollis Blanchard <hollisb@us.ibm.com> | |
18 | * Christian Ehrhardt <ehrhardt@linux.vnet.ibm.com> | |
19 | */ | |
20 | ||
21 | #include <linux/errno.h> | |
22 | #include <linux/err.h> | |
23 | #include <linux/kvm_host.h> | |
24 | #include <linux/module.h> | |
25 | #include <linux/vmalloc.h> | |
26 | #include <linux/fs.h> | |
27 | #include <asm/cputable.h> | |
28 | #include <asm/uaccess.h> | |
29 | #include <asm/kvm_ppc.h> | |
30 | ||
31 | #include "44x_tlb.h" | |
32 | ||
33 | #define VM_STAT(x) offsetof(struct kvm, stat.x), KVM_STAT_VM | |
34 | #define VCPU_STAT(x) offsetof(struct kvm_vcpu, stat.x), KVM_STAT_VCPU | |
35 | ||
36 | struct kvm_stats_debugfs_item debugfs_entries[] = { | |
37 | { "exits", VCPU_STAT(sum_exits) }, | |
38 | { "mmio", VCPU_STAT(mmio_exits) }, | |
39 | { "dcr", VCPU_STAT(dcr_exits) }, | |
40 | { "sig", VCPU_STAT(signal_exits) }, | |
41 | { "light", VCPU_STAT(light_exits) }, | |
42 | { "itlb_r", VCPU_STAT(itlb_real_miss_exits) }, | |
43 | { "itlb_v", VCPU_STAT(itlb_virt_miss_exits) }, | |
44 | { "dtlb_r", VCPU_STAT(dtlb_real_miss_exits) }, | |
45 | { "dtlb_v", VCPU_STAT(dtlb_virt_miss_exits) }, | |
46 | { "sysc", VCPU_STAT(syscall_exits) }, | |
47 | { "isi", VCPU_STAT(isi_exits) }, | |
48 | { "dsi", VCPU_STAT(dsi_exits) }, | |
49 | { "inst_emu", VCPU_STAT(emulated_inst_exits) }, | |
50 | { "dec", VCPU_STAT(dec_exits) }, | |
51 | { "ext_intr", VCPU_STAT(ext_intr_exits) }, | |
45c5eb67 | 52 | { "halt_wakeup", VCPU_STAT(halt_wakeup) }, |
bbf45ba5 HB |
53 | { NULL } |
54 | }; | |
55 | ||
56 | static const u32 interrupt_msr_mask[16] = { | |
57 | [BOOKE_INTERRUPT_CRITICAL] = MSR_ME, | |
58 | [BOOKE_INTERRUPT_MACHINE_CHECK] = 0, | |
59 | [BOOKE_INTERRUPT_DATA_STORAGE] = MSR_CE|MSR_ME|MSR_DE, | |
60 | [BOOKE_INTERRUPT_INST_STORAGE] = MSR_CE|MSR_ME|MSR_DE, | |
61 | [BOOKE_INTERRUPT_EXTERNAL] = MSR_CE|MSR_ME|MSR_DE, | |
62 | [BOOKE_INTERRUPT_ALIGNMENT] = MSR_CE|MSR_ME|MSR_DE, | |
63 | [BOOKE_INTERRUPT_PROGRAM] = MSR_CE|MSR_ME|MSR_DE, | |
64 | [BOOKE_INTERRUPT_FP_UNAVAIL] = MSR_CE|MSR_ME|MSR_DE, | |
65 | [BOOKE_INTERRUPT_SYSCALL] = MSR_CE|MSR_ME|MSR_DE, | |
66 | [BOOKE_INTERRUPT_AP_UNAVAIL] = MSR_CE|MSR_ME|MSR_DE, | |
67 | [BOOKE_INTERRUPT_DECREMENTER] = MSR_CE|MSR_ME|MSR_DE, | |
68 | [BOOKE_INTERRUPT_FIT] = MSR_CE|MSR_ME|MSR_DE, | |
69 | [BOOKE_INTERRUPT_WATCHDOG] = MSR_ME, | |
70 | [BOOKE_INTERRUPT_DTLB_MISS] = MSR_CE|MSR_ME|MSR_DE, | |
71 | [BOOKE_INTERRUPT_ITLB_MISS] = MSR_CE|MSR_ME|MSR_DE, | |
72 | [BOOKE_INTERRUPT_DEBUG] = MSR_ME, | |
73 | }; | |
74 | ||
75 | const unsigned char exception_priority[] = { | |
76 | [BOOKE_INTERRUPT_DATA_STORAGE] = 0, | |
77 | [BOOKE_INTERRUPT_INST_STORAGE] = 1, | |
78 | [BOOKE_INTERRUPT_ALIGNMENT] = 2, | |
79 | [BOOKE_INTERRUPT_PROGRAM] = 3, | |
80 | [BOOKE_INTERRUPT_FP_UNAVAIL] = 4, | |
81 | [BOOKE_INTERRUPT_SYSCALL] = 5, | |
82 | [BOOKE_INTERRUPT_AP_UNAVAIL] = 6, | |
83 | [BOOKE_INTERRUPT_DTLB_MISS] = 7, | |
84 | [BOOKE_INTERRUPT_ITLB_MISS] = 8, | |
85 | [BOOKE_INTERRUPT_MACHINE_CHECK] = 9, | |
86 | [BOOKE_INTERRUPT_DEBUG] = 10, | |
87 | [BOOKE_INTERRUPT_CRITICAL] = 11, | |
88 | [BOOKE_INTERRUPT_WATCHDOG] = 12, | |
89 | [BOOKE_INTERRUPT_EXTERNAL] = 13, | |
90 | [BOOKE_INTERRUPT_FIT] = 14, | |
91 | [BOOKE_INTERRUPT_DECREMENTER] = 15, | |
92 | }; | |
93 | ||
94 | const unsigned char priority_exception[] = { | |
95 | BOOKE_INTERRUPT_DATA_STORAGE, | |
96 | BOOKE_INTERRUPT_INST_STORAGE, | |
97 | BOOKE_INTERRUPT_ALIGNMENT, | |
98 | BOOKE_INTERRUPT_PROGRAM, | |
99 | BOOKE_INTERRUPT_FP_UNAVAIL, | |
100 | BOOKE_INTERRUPT_SYSCALL, | |
101 | BOOKE_INTERRUPT_AP_UNAVAIL, | |
102 | BOOKE_INTERRUPT_DTLB_MISS, | |
103 | BOOKE_INTERRUPT_ITLB_MISS, | |
104 | BOOKE_INTERRUPT_MACHINE_CHECK, | |
105 | BOOKE_INTERRUPT_DEBUG, | |
106 | BOOKE_INTERRUPT_CRITICAL, | |
107 | BOOKE_INTERRUPT_WATCHDOG, | |
108 | BOOKE_INTERRUPT_EXTERNAL, | |
109 | BOOKE_INTERRUPT_FIT, | |
110 | BOOKE_INTERRUPT_DECREMENTER, | |
111 | }; | |
112 | ||
113 | ||
114 | void kvmppc_dump_tlbs(struct kvm_vcpu *vcpu) | |
115 | { | |
116 | struct tlbe *tlbe; | |
117 | int i; | |
118 | ||
119 | printk("vcpu %d TLB dump:\n", vcpu->vcpu_id); | |
120 | printk("| %2s | %3s | %8s | %8s | %8s |\n", | |
121 | "nr", "tid", "word0", "word1", "word2"); | |
122 | ||
123 | for (i = 0; i < PPC44x_TLB_SIZE; i++) { | |
124 | tlbe = &vcpu->arch.guest_tlb[i]; | |
125 | if (tlbe->word0 & PPC44x_TLB_VALID) | |
126 | printk(" G%2d | %02X | %08X | %08X | %08X |\n", | |
127 | i, tlbe->tid, tlbe->word0, tlbe->word1, | |
128 | tlbe->word2); | |
129 | } | |
130 | ||
131 | for (i = 0; i < PPC44x_TLB_SIZE; i++) { | |
132 | tlbe = &vcpu->arch.shadow_tlb[i]; | |
133 | if (tlbe->word0 & PPC44x_TLB_VALID) | |
134 | printk(" S%2d | %02X | %08X | %08X | %08X |\n", | |
135 | i, tlbe->tid, tlbe->word0, tlbe->word1, | |
136 | tlbe->word2); | |
137 | } | |
138 | } | |
139 | ||
140 | /* TODO: use vcpu_printf() */ | |
141 | void kvmppc_dump_vcpu(struct kvm_vcpu *vcpu) | |
142 | { | |
143 | int i; | |
144 | ||
145 | printk("pc: %08x msr: %08x\n", vcpu->arch.pc, vcpu->arch.msr); | |
146 | printk("lr: %08x ctr: %08x\n", vcpu->arch.lr, vcpu->arch.ctr); | |
147 | printk("srr0: %08x srr1: %08x\n", vcpu->arch.srr0, vcpu->arch.srr1); | |
148 | ||
149 | printk("exceptions: %08lx\n", vcpu->arch.pending_exceptions); | |
150 | ||
151 | for (i = 0; i < 32; i += 4) { | |
152 | printk("gpr%02d: %08x %08x %08x %08x\n", i, | |
153 | vcpu->arch.gpr[i], | |
154 | vcpu->arch.gpr[i+1], | |
155 | vcpu->arch.gpr[i+2], | |
156 | vcpu->arch.gpr[i+3]); | |
157 | } | |
158 | } | |
159 | ||
160 | /* Check if we are ready to deliver the interrupt */ | |
161 | static int kvmppc_can_deliver_interrupt(struct kvm_vcpu *vcpu, int interrupt) | |
162 | { | |
163 | int r; | |
164 | ||
165 | switch (interrupt) { | |
166 | case BOOKE_INTERRUPT_CRITICAL: | |
167 | r = vcpu->arch.msr & MSR_CE; | |
168 | break; | |
169 | case BOOKE_INTERRUPT_MACHINE_CHECK: | |
170 | r = vcpu->arch.msr & MSR_ME; | |
171 | break; | |
172 | case BOOKE_INTERRUPT_EXTERNAL: | |
173 | r = vcpu->arch.msr & MSR_EE; | |
174 | break; | |
175 | case BOOKE_INTERRUPT_DECREMENTER: | |
176 | r = vcpu->arch.msr & MSR_EE; | |
177 | break; | |
178 | case BOOKE_INTERRUPT_FIT: | |
179 | r = vcpu->arch.msr & MSR_EE; | |
180 | break; | |
181 | case BOOKE_INTERRUPT_WATCHDOG: | |
182 | r = vcpu->arch.msr & MSR_CE; | |
183 | break; | |
184 | case BOOKE_INTERRUPT_DEBUG: | |
185 | r = vcpu->arch.msr & MSR_DE; | |
186 | break; | |
187 | default: | |
188 | r = 1; | |
189 | } | |
190 | ||
191 | return r; | |
192 | } | |
193 | ||
194 | static void kvmppc_deliver_interrupt(struct kvm_vcpu *vcpu, int interrupt) | |
195 | { | |
196 | switch (interrupt) { | |
197 | case BOOKE_INTERRUPT_DECREMENTER: | |
198 | vcpu->arch.tsr |= TSR_DIS; | |
199 | break; | |
200 | } | |
201 | ||
202 | vcpu->arch.srr0 = vcpu->arch.pc; | |
203 | vcpu->arch.srr1 = vcpu->arch.msr; | |
204 | vcpu->arch.pc = vcpu->arch.ivpr | vcpu->arch.ivor[interrupt]; | |
205 | kvmppc_set_msr(vcpu, vcpu->arch.msr & interrupt_msr_mask[interrupt]); | |
206 | } | |
207 | ||
208 | /* Check pending exceptions and deliver one, if possible. */ | |
209 | void kvmppc_check_and_deliver_interrupts(struct kvm_vcpu *vcpu) | |
210 | { | |
211 | unsigned long *pending = &vcpu->arch.pending_exceptions; | |
212 | unsigned int exception; | |
213 | unsigned int priority; | |
214 | ||
215 | priority = find_first_bit(pending, BITS_PER_BYTE * sizeof(*pending)); | |
216 | while (priority <= BOOKE_MAX_INTERRUPT) { | |
217 | exception = priority_exception[priority]; | |
218 | if (kvmppc_can_deliver_interrupt(vcpu, exception)) { | |
219 | kvmppc_clear_exception(vcpu, exception); | |
220 | kvmppc_deliver_interrupt(vcpu, exception); | |
221 | break; | |
222 | } | |
223 | ||
224 | priority = find_next_bit(pending, | |
225 | BITS_PER_BYTE * sizeof(*pending), | |
226 | priority + 1); | |
227 | } | |
228 | } | |
229 | ||
bbf45ba5 HB |
230 | /** |
231 | * kvmppc_handle_exit | |
232 | * | |
233 | * Return value is in the form (errcode<<2 | RESUME_FLAG_HOST | RESUME_FLAG_NV) | |
234 | */ | |
235 | int kvmppc_handle_exit(struct kvm_run *run, struct kvm_vcpu *vcpu, | |
236 | unsigned int exit_nr) | |
237 | { | |
238 | enum emulation_result er; | |
239 | int r = RESUME_HOST; | |
240 | ||
241 | local_irq_enable(); | |
242 | ||
243 | run->exit_reason = KVM_EXIT_UNKNOWN; | |
244 | run->ready_for_interrupt_injection = 1; | |
245 | ||
246 | switch (exit_nr) { | |
247 | case BOOKE_INTERRUPT_MACHINE_CHECK: | |
248 | printk("MACHINE CHECK: %lx\n", mfspr(SPRN_MCSR)); | |
249 | kvmppc_dump_vcpu(vcpu); | |
250 | r = RESUME_HOST; | |
251 | break; | |
252 | ||
253 | case BOOKE_INTERRUPT_EXTERNAL: | |
254 | case BOOKE_INTERRUPT_DECREMENTER: | |
255 | /* Since we switched IVPR back to the host's value, the host | |
256 | * handled this interrupt the moment we enabled interrupts. | |
257 | * Now we just offer it a chance to reschedule the guest. */ | |
258 | ||
259 | /* XXX At this point the TLB still holds our shadow TLB, so if | |
260 | * we do reschedule the host will fault over it. Perhaps we | |
261 | * should politely restore the host's entries to minimize | |
262 | * misses before ceding control. */ | |
263 | if (need_resched()) | |
264 | cond_resched(); | |
265 | if (exit_nr == BOOKE_INTERRUPT_DECREMENTER) | |
266 | vcpu->stat.dec_exits++; | |
267 | else | |
268 | vcpu->stat.ext_intr_exits++; | |
269 | r = RESUME_GUEST; | |
270 | break; | |
271 | ||
272 | case BOOKE_INTERRUPT_PROGRAM: | |
273 | if (vcpu->arch.msr & MSR_PR) { | |
274 | /* Program traps generated by user-level software must be handled | |
275 | * by the guest kernel. */ | |
276 | vcpu->arch.esr = vcpu->arch.fault_esr; | |
277 | kvmppc_queue_exception(vcpu, BOOKE_INTERRUPT_PROGRAM); | |
278 | r = RESUME_GUEST; | |
279 | break; | |
280 | } | |
281 | ||
282 | er = kvmppc_emulate_instruction(run, vcpu); | |
283 | switch (er) { | |
284 | case EMULATE_DONE: | |
285 | /* Future optimization: only reload non-volatiles if | |
286 | * they were actually modified by emulation. */ | |
287 | vcpu->stat.emulated_inst_exits++; | |
288 | r = RESUME_GUEST_NV; | |
289 | break; | |
290 | case EMULATE_DO_DCR: | |
291 | run->exit_reason = KVM_EXIT_DCR; | |
292 | r = RESUME_HOST; | |
293 | break; | |
294 | case EMULATE_FAIL: | |
295 | /* XXX Deliver Program interrupt to guest. */ | |
296 | printk(KERN_CRIT "%s: emulation at %x failed (%08x)\n", | |
297 | __func__, vcpu->arch.pc, vcpu->arch.last_inst); | |
298 | /* For debugging, encode the failing instruction and | |
299 | * report it to userspace. */ | |
300 | run->hw.hardware_exit_reason = ~0ULL << 32; | |
301 | run->hw.hardware_exit_reason |= vcpu->arch.last_inst; | |
302 | r = RESUME_HOST; | |
303 | break; | |
304 | default: | |
305 | BUG(); | |
306 | } | |
307 | break; | |
308 | ||
de368dce CE |
309 | case BOOKE_INTERRUPT_FP_UNAVAIL: |
310 | kvmppc_queue_exception(vcpu, exit_nr); | |
311 | r = RESUME_GUEST; | |
312 | break; | |
313 | ||
bbf45ba5 HB |
314 | case BOOKE_INTERRUPT_DATA_STORAGE: |
315 | vcpu->arch.dear = vcpu->arch.fault_dear; | |
316 | vcpu->arch.esr = vcpu->arch.fault_esr; | |
317 | kvmppc_queue_exception(vcpu, exit_nr); | |
318 | vcpu->stat.dsi_exits++; | |
319 | r = RESUME_GUEST; | |
320 | break; | |
321 | ||
322 | case BOOKE_INTERRUPT_INST_STORAGE: | |
323 | vcpu->arch.esr = vcpu->arch.fault_esr; | |
324 | kvmppc_queue_exception(vcpu, exit_nr); | |
325 | vcpu->stat.isi_exits++; | |
326 | r = RESUME_GUEST; | |
327 | break; | |
328 | ||
329 | case BOOKE_INTERRUPT_SYSCALL: | |
330 | kvmppc_queue_exception(vcpu, exit_nr); | |
331 | vcpu->stat.syscall_exits++; | |
332 | r = RESUME_GUEST; | |
333 | break; | |
334 | ||
335 | case BOOKE_INTERRUPT_DTLB_MISS: { | |
336 | struct tlbe *gtlbe; | |
337 | unsigned long eaddr = vcpu->arch.fault_dear; | |
338 | gfn_t gfn; | |
339 | ||
340 | /* Check the guest TLB. */ | |
341 | gtlbe = kvmppc_44x_dtlb_search(vcpu, eaddr); | |
342 | if (!gtlbe) { | |
343 | /* The guest didn't have a mapping for it. */ | |
344 | kvmppc_queue_exception(vcpu, exit_nr); | |
345 | vcpu->arch.dear = vcpu->arch.fault_dear; | |
346 | vcpu->arch.esr = vcpu->arch.fault_esr; | |
347 | vcpu->stat.dtlb_real_miss_exits++; | |
348 | r = RESUME_GUEST; | |
349 | break; | |
350 | } | |
351 | ||
352 | vcpu->arch.paddr_accessed = tlb_xlate(gtlbe, eaddr); | |
353 | gfn = vcpu->arch.paddr_accessed >> PAGE_SHIFT; | |
354 | ||
355 | if (kvm_is_visible_gfn(vcpu->kvm, gfn)) { | |
356 | /* The guest TLB had a mapping, but the shadow TLB | |
357 | * didn't, and it is RAM. This could be because: | |
358 | * a) the entry is mapping the host kernel, or | |
359 | * b) the guest used a large mapping which we're faking | |
360 | * Either way, we need to satisfy the fault without | |
361 | * invoking the guest. */ | |
362 | kvmppc_mmu_map(vcpu, eaddr, gfn, gtlbe->tid, | |
363 | gtlbe->word2); | |
364 | vcpu->stat.dtlb_virt_miss_exits++; | |
365 | r = RESUME_GUEST; | |
366 | } else { | |
367 | /* Guest has mapped and accessed a page which is not | |
368 | * actually RAM. */ | |
369 | r = kvmppc_emulate_mmio(run, vcpu); | |
370 | } | |
371 | ||
372 | break; | |
373 | } | |
374 | ||
375 | case BOOKE_INTERRUPT_ITLB_MISS: { | |
376 | struct tlbe *gtlbe; | |
377 | unsigned long eaddr = vcpu->arch.pc; | |
378 | gfn_t gfn; | |
379 | ||
380 | r = RESUME_GUEST; | |
381 | ||
382 | /* Check the guest TLB. */ | |
383 | gtlbe = kvmppc_44x_itlb_search(vcpu, eaddr); | |
384 | if (!gtlbe) { | |
385 | /* The guest didn't have a mapping for it. */ | |
386 | kvmppc_queue_exception(vcpu, exit_nr); | |
387 | vcpu->stat.itlb_real_miss_exits++; | |
388 | break; | |
389 | } | |
390 | ||
391 | vcpu->stat.itlb_virt_miss_exits++; | |
392 | ||
393 | gfn = tlb_xlate(gtlbe, eaddr) >> PAGE_SHIFT; | |
394 | ||
395 | if (kvm_is_visible_gfn(vcpu->kvm, gfn)) { | |
396 | /* The guest TLB had a mapping, but the shadow TLB | |
397 | * didn't. This could be because: | |
398 | * a) the entry is mapping the host kernel, or | |
399 | * b) the guest used a large mapping which we're faking | |
400 | * Either way, we need to satisfy the fault without | |
401 | * invoking the guest. */ | |
402 | kvmppc_mmu_map(vcpu, eaddr, gfn, gtlbe->tid, | |
403 | gtlbe->word2); | |
404 | } else { | |
405 | /* Guest mapped and leaped at non-RAM! */ | |
406 | kvmppc_queue_exception(vcpu, | |
407 | BOOKE_INTERRUPT_MACHINE_CHECK); | |
408 | } | |
409 | ||
410 | break; | |
411 | } | |
412 | ||
413 | default: | |
414 | printk(KERN_EMERG "exit_nr %d\n", exit_nr); | |
415 | BUG(); | |
416 | } | |
417 | ||
418 | local_irq_disable(); | |
419 | ||
420 | kvmppc_check_and_deliver_interrupts(vcpu); | |
421 | ||
422 | /* Do some exit accounting. */ | |
423 | vcpu->stat.sum_exits++; | |
424 | if (!(r & RESUME_HOST)) { | |
425 | /* To avoid clobbering exit_reason, only check for signals if | |
426 | * we aren't already exiting to userspace for some other | |
427 | * reason. */ | |
428 | if (signal_pending(current)) { | |
429 | run->exit_reason = KVM_EXIT_INTR; | |
430 | r = (-EINTR << 2) | RESUME_HOST | (r & RESUME_FLAG_NV); | |
431 | ||
432 | vcpu->stat.signal_exits++; | |
433 | } else { | |
434 | vcpu->stat.light_exits++; | |
435 | } | |
436 | } else { | |
437 | switch (run->exit_reason) { | |
438 | case KVM_EXIT_MMIO: | |
439 | vcpu->stat.mmio_exits++; | |
440 | break; | |
441 | case KVM_EXIT_DCR: | |
442 | vcpu->stat.dcr_exits++; | |
443 | break; | |
444 | case KVM_EXIT_INTR: | |
445 | vcpu->stat.signal_exits++; | |
446 | break; | |
447 | } | |
448 | } | |
449 | ||
450 | return r; | |
451 | } | |
452 | ||
453 | /* Initial guest state: 16MB mapping 0 -> 0, PC = 0, MSR = 0, R1 = 16MB */ | |
454 | int kvm_arch_vcpu_setup(struct kvm_vcpu *vcpu) | |
455 | { | |
456 | struct tlbe *tlbe = &vcpu->arch.guest_tlb[0]; | |
457 | ||
458 | tlbe->tid = 0; | |
459 | tlbe->word0 = PPC44x_TLB_16M | PPC44x_TLB_VALID; | |
460 | tlbe->word1 = 0; | |
461 | tlbe->word2 = PPC44x_TLB_SX | PPC44x_TLB_SW | PPC44x_TLB_SR; | |
462 | ||
463 | tlbe++; | |
464 | tlbe->tid = 0; | |
465 | tlbe->word0 = 0xef600000 | PPC44x_TLB_4K | PPC44x_TLB_VALID; | |
466 | tlbe->word1 = 0xef600000; | |
467 | tlbe->word2 = PPC44x_TLB_SX | PPC44x_TLB_SW | PPC44x_TLB_SR | |
468 | | PPC44x_TLB_I | PPC44x_TLB_G; | |
469 | ||
470 | vcpu->arch.pc = 0; | |
471 | vcpu->arch.msr = 0; | |
472 | vcpu->arch.gpr[1] = (16<<20) - 8; /* -8 for the callee-save LR slot */ | |
473 | ||
474 | /* Eye-catching number so we know if the guest takes an interrupt | |
475 | * before it's programmed its own IVPR. */ | |
476 | vcpu->arch.ivpr = 0x55550000; | |
477 | ||
478 | /* Since the guest can directly access the timebase, it must know the | |
479 | * real timebase frequency. Accordingly, it must see the state of | |
480 | * CCR1[TCS]. */ | |
481 | vcpu->arch.ccr1 = mfspr(SPRN_CCR1); | |
482 | ||
483 | return 0; | |
484 | } | |
485 | ||
486 | int kvm_arch_vcpu_ioctl_get_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs) | |
487 | { | |
488 | int i; | |
489 | ||
490 | regs->pc = vcpu->arch.pc; | |
491 | regs->cr = vcpu->arch.cr; | |
492 | regs->ctr = vcpu->arch.ctr; | |
493 | regs->lr = vcpu->arch.lr; | |
494 | regs->xer = vcpu->arch.xer; | |
495 | regs->msr = vcpu->arch.msr; | |
496 | regs->srr0 = vcpu->arch.srr0; | |
497 | regs->srr1 = vcpu->arch.srr1; | |
498 | regs->pid = vcpu->arch.pid; | |
499 | regs->sprg0 = vcpu->arch.sprg0; | |
500 | regs->sprg1 = vcpu->arch.sprg1; | |
501 | regs->sprg2 = vcpu->arch.sprg2; | |
502 | regs->sprg3 = vcpu->arch.sprg3; | |
503 | regs->sprg5 = vcpu->arch.sprg4; | |
504 | regs->sprg6 = vcpu->arch.sprg5; | |
505 | regs->sprg7 = vcpu->arch.sprg6; | |
506 | ||
507 | for (i = 0; i < ARRAY_SIZE(regs->gpr); i++) | |
508 | regs->gpr[i] = vcpu->arch.gpr[i]; | |
509 | ||
510 | return 0; | |
511 | } | |
512 | ||
513 | int kvm_arch_vcpu_ioctl_set_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs) | |
514 | { | |
515 | int i; | |
516 | ||
517 | vcpu->arch.pc = regs->pc; | |
518 | vcpu->arch.cr = regs->cr; | |
519 | vcpu->arch.ctr = regs->ctr; | |
520 | vcpu->arch.lr = regs->lr; | |
521 | vcpu->arch.xer = regs->xer; | |
522 | vcpu->arch.msr = regs->msr; | |
523 | vcpu->arch.srr0 = regs->srr0; | |
524 | vcpu->arch.srr1 = regs->srr1; | |
525 | vcpu->arch.sprg0 = regs->sprg0; | |
526 | vcpu->arch.sprg1 = regs->sprg1; | |
527 | vcpu->arch.sprg2 = regs->sprg2; | |
528 | vcpu->arch.sprg3 = regs->sprg3; | |
529 | vcpu->arch.sprg5 = regs->sprg4; | |
530 | vcpu->arch.sprg6 = regs->sprg5; | |
531 | vcpu->arch.sprg7 = regs->sprg6; | |
532 | ||
533 | for (i = 0; i < ARRAY_SIZE(vcpu->arch.gpr); i++) | |
534 | vcpu->arch.gpr[i] = regs->gpr[i]; | |
535 | ||
536 | return 0; | |
537 | } | |
538 | ||
539 | int kvm_arch_vcpu_ioctl_get_sregs(struct kvm_vcpu *vcpu, | |
540 | struct kvm_sregs *sregs) | |
541 | { | |
542 | return -ENOTSUPP; | |
543 | } | |
544 | ||
545 | int kvm_arch_vcpu_ioctl_set_sregs(struct kvm_vcpu *vcpu, | |
546 | struct kvm_sregs *sregs) | |
547 | { | |
548 | return -ENOTSUPP; | |
549 | } | |
550 | ||
551 | int kvm_arch_vcpu_ioctl_get_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu) | |
552 | { | |
553 | return -ENOTSUPP; | |
554 | } | |
555 | ||
556 | int kvm_arch_vcpu_ioctl_set_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu) | |
557 | { | |
558 | return -ENOTSUPP; | |
559 | } | |
560 | ||
561 | /* 'linear_address' is actually an encoding of AS|PID|EADDR . */ | |
562 | int kvm_arch_vcpu_ioctl_translate(struct kvm_vcpu *vcpu, | |
563 | struct kvm_translation *tr) | |
564 | { | |
565 | struct tlbe *gtlbe; | |
566 | int index; | |
567 | gva_t eaddr; | |
568 | u8 pid; | |
569 | u8 as; | |
570 | ||
571 | eaddr = tr->linear_address; | |
572 | pid = (tr->linear_address >> 32) & 0xff; | |
573 | as = (tr->linear_address >> 40) & 0x1; | |
574 | ||
575 | index = kvmppc_44x_tlb_index(vcpu, eaddr, pid, as); | |
576 | if (index == -1) { | |
577 | tr->valid = 0; | |
578 | return 0; | |
579 | } | |
580 | ||
581 | gtlbe = &vcpu->arch.guest_tlb[index]; | |
582 | ||
583 | tr->physical_address = tlb_xlate(gtlbe, eaddr); | |
584 | /* XXX what does "writeable" and "usermode" even mean? */ | |
585 | tr->valid = 1; | |
586 | ||
587 | return 0; | |
588 | } |