]> git.proxmox.com Git - mirror_ubuntu-focal-kernel.git/blame - arch/powerpc/platforms/85xx/p1023_rdb.c
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152
[mirror_ubuntu-focal-kernel.git] / arch / powerpc / platforms / 85xx / p1023_rdb.c
CommitLineData
2874c5fd 1// SPDX-License-Identifier: GPL-2.0-or-later
2602a212 2/*
75898156 3 * Copyright 2010-2011, 2013 Freescale Semiconductor, Inc.
2602a212
RZ
4 *
5 * Author: Roy Zang <tie-fei.zang@freescale.com>
6 *
7 * Description:
fd7e5b7a 8 * P1023 RDB Board Setup
2602a212
RZ
9 */
10
11#include <linux/kernel.h>
12#include <linux/init.h>
13#include <linux/errno.h>
14#include <linux/pci.h>
15#include <linux/delay.h>
16#include <linux/module.h>
17#include <linux/fsl_devices.h>
18#include <linux/of_platform.h>
19#include <linux/of_device.h>
20
2602a212
RZ
21#include <asm/time.h>
22#include <asm/machdep.h>
23#include <asm/pci-bridge.h>
24#include <mm/mmu_decl.h>
25#include <asm/prom.h>
26#include <asm/udbg.h>
27#include <asm/mpic.h>
582d3e09 28#include "smp.h"
2602a212
RZ
29
30#include <sysdev/fsl_soc.h>
31#include <sysdev/fsl_pci.h>
32
199bfbe6
KG
33#include "mpc85xx.h"
34
2602a212
RZ
35/* ************************************************************************
36 *
37 * Setup the architecture
38 *
39 */
fd7e5b7a 40static void __init mpc85xx_rdb_setup_arch(void)
2602a212
RZ
41{
42 struct device_node *np;
43
44 if (ppc_md.progress)
fd7e5b7a 45 ppc_md.progress("p1023_rdb_setup_arch()", 0);
2602a212
RZ
46
47 /* Map BCSR area */
48 np = of_find_node_by_name(NULL, "bcsr");
49 if (np != NULL) {
50 static u8 __iomem *bcsr_regs;
51
52 bcsr_regs = of_iomap(np, 0);
53 of_node_put(np);
54
55 if (!bcsr_regs) {
56 printk(KERN_ERR
57 "BCSR: Failed to map bcsr register space\n");
58 return;
59 } else {
60#define BCSR15_I2C_BUS0_SEG_CLR 0x07
61#define BCSR15_I2C_BUS0_SEG2 0x02
62/*
63 * Note: Accessing exclusively i2c devices.
64 *
65 * The i2c controller selects initially ID EEPROM in the u-boot;
66 * but if menu configuration selects RTC support in the kernel,
67 * the i2c controller switches to select RTC chip in the kernel.
68 */
69#ifdef CONFIG_RTC_CLASS
70 /* Enable RTC chip on the segment #2 of i2c */
71 clrbits8(&bcsr_regs[15], BCSR15_I2C_BUS0_SEG_CLR);
72 setbits8(&bcsr_regs[15], BCSR15_I2C_BUS0_SEG2);
73#endif
74
75 iounmap(bcsr_regs);
76 }
77 }
78
2602a212 79 mpc85xx_smp_init();
905e75c4
JH
80
81 fsl_pci_assign_primary();
2602a212
RZ
82}
83
75898156 84machine_arch_initcall(p1023_rdb, mpc85xx_common_publish_devices);
2602a212 85
fd7e5b7a 86static void __init mpc85xx_rdb_pic_init(void)
2602a212 87{
e55d7f73 88 struct mpic *mpic = mpic_alloc(NULL, 0, MPIC_BIG_ENDIAN |
5019609f 89 MPIC_SINGLE_DEST_CPU,
2602a212
RZ
90 0, 256, " OpenPIC ");
91
92 BUG_ON(mpic == NULL);
2602a212
RZ
93
94 mpic_init(mpic);
95}
96
75898156
CL
97static int __init p1023_rdb_probe(void)
98{
56571384 99 return of_machine_is_compatible("fsl,P1023RDB");
75898156
CL
100
101}
102
75898156
CL
103define_machine(p1023_rdb) {
104 .name = "P1023 RDB",
105 .probe = p1023_rdb_probe,
fd7e5b7a
LP
106 .setup_arch = mpc85xx_rdb_setup_arch,
107 .init_IRQ = mpc85xx_rdb_pic_init,
75898156 108 .get_irq = mpic_get_irq,
75898156
CL
109 .calibrate_decr = generic_calibrate_decr,
110 .progress = udbg_progress,
111#ifdef CONFIG_PCI
112 .pcibios_fixup_bus = fsl_pcibios_fixup_bus,
48b16180 113 .pcibios_fixup_phb = fsl_pcibios_fixup_phb,
75898156
CL
114#endif
115};