]>
Commit | Line | Data |
---|---|---|
ae209cf1 | 1 | /* |
f3f66f59 | 2 | * IOMMU implementation for Cell Broadband Processor Architecture |
ae209cf1 | 3 | * |
165785e5 | 4 | * (C) Copyright IBM Corporation 2006 |
ae209cf1 | 5 | * |
165785e5 | 6 | * Author: Jeremy Kerr <jk@ozlabs.org> |
ae209cf1 | 7 | * |
165785e5 JK |
8 | * This program is free software; you can redistribute it and/or modify |
9 | * it under the terms of the GNU General Public License as published by | |
10 | * the Free Software Foundation; either version 2, or (at your option) | |
11 | * any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software | |
20 | * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | |
ae209cf1 AB |
21 | */ |
22 | ||
23 | #undef DEBUG | |
24 | ||
25 | #include <linux/kernel.h> | |
ae209cf1 | 26 | #include <linux/init.h> |
165785e5 JK |
27 | #include <linux/interrupt.h> |
28 | #include <linux/notifier.h> | |
d8caf74f | 29 | #include <linux/of_platform.h> |
ae209cf1 | 30 | |
ae209cf1 | 31 | #include <asm/prom.h> |
165785e5 | 32 | #include <asm/iommu.h> |
ae209cf1 | 33 | #include <asm/machdep.h> |
165785e5 | 34 | #include <asm/pci-bridge.h> |
49d65b3a | 35 | #include <asm/udbg.h> |
165785e5 | 36 | #include <asm/lmb.h> |
9858ee8a | 37 | #include <asm/firmware.h> |
eef686a0 | 38 | #include <asm/cell-regs.h> |
ae209cf1 | 39 | |
165785e5 | 40 | #include "interrupt.h" |
ae209cf1 | 41 | |
165785e5 JK |
42 | /* Define CELL_IOMMU_REAL_UNMAP to actually unmap non-used pages |
43 | * instead of leaving them mapped to some dummy page. This can be | |
44 | * enabled once the appropriate workarounds for spider bugs have | |
45 | * been enabled | |
46 | */ | |
47 | #define CELL_IOMMU_REAL_UNMAP | |
48 | ||
49 | /* Define CELL_IOMMU_STRICT_PROTECTION to enforce protection of | |
50 | * IO PTEs based on the transfer direction. That can be enabled | |
51 | * once spider-net has been fixed to pass the correct direction | |
52 | * to the DMA mapping functions | |
53 | */ | |
54 | #define CELL_IOMMU_STRICT_PROTECTION | |
55 | ||
56 | ||
57 | #define NR_IOMMUS 2 | |
58 | ||
59 | /* IOC mmap registers */ | |
60 | #define IOC_Reg_Size 0x2000 | |
61 | ||
62 | #define IOC_IOPT_CacheInvd 0x908 | |
63 | #define IOC_IOPT_CacheInvd_NE_Mask 0xffe0000000000000ul | |
64 | #define IOC_IOPT_CacheInvd_IOPTE_Mask 0x000003fffffffff8ul | |
65 | #define IOC_IOPT_CacheInvd_Busy 0x0000000000000001ul | |
66 | ||
67 | #define IOC_IOST_Origin 0x918 | |
68 | #define IOC_IOST_Origin_E 0x8000000000000000ul | |
69 | #define IOC_IOST_Origin_HW 0x0000000000000800ul | |
70 | #define IOC_IOST_Origin_HL 0x0000000000000400ul | |
71 | ||
72 | #define IOC_IO_ExcpStat 0x920 | |
73 | #define IOC_IO_ExcpStat_V 0x8000000000000000ul | |
74 | #define IOC_IO_ExcpStat_SPF_Mask 0x6000000000000000ul | |
75 | #define IOC_IO_ExcpStat_SPF_S 0x6000000000000000ul | |
76 | #define IOC_IO_ExcpStat_SPF_P 0x4000000000000000ul | |
77 | #define IOC_IO_ExcpStat_ADDR_Mask 0x00000007fffff000ul | |
78 | #define IOC_IO_ExcpStat_RW_Mask 0x0000000000000800ul | |
79 | #define IOC_IO_ExcpStat_IOID_Mask 0x00000000000007fful | |
80 | ||
81 | #define IOC_IO_ExcpMask 0x928 | |
82 | #define IOC_IO_ExcpMask_SFE 0x4000000000000000ul | |
83 | #define IOC_IO_ExcpMask_PFE 0x2000000000000000ul | |
84 | ||
85 | #define IOC_IOCmd_Offset 0x1000 | |
86 | ||
87 | #define IOC_IOCmd_Cfg 0xc00 | |
88 | #define IOC_IOCmd_Cfg_TE 0x0000800000000000ul | |
89 | ||
90 | ||
91 | /* Segment table entries */ | |
92 | #define IOSTE_V 0x8000000000000000ul /* valid */ | |
93 | #define IOSTE_H 0x4000000000000000ul /* cache hint */ | |
94 | #define IOSTE_PT_Base_RPN_Mask 0x3ffffffffffff000ul /* base RPN of IOPT */ | |
95 | #define IOSTE_NPPT_Mask 0x0000000000000fe0ul /* no. pages in IOPT */ | |
96 | #define IOSTE_PS_Mask 0x0000000000000007ul /* page size */ | |
97 | #define IOSTE_PS_4K 0x0000000000000001ul /* - 4kB */ | |
98 | #define IOSTE_PS_64K 0x0000000000000003ul /* - 64kB */ | |
99 | #define IOSTE_PS_1M 0x0000000000000005ul /* - 1MB */ | |
100 | #define IOSTE_PS_16M 0x0000000000000007ul /* - 16MB */ | |
101 | ||
102 | /* Page table entries */ | |
103 | #define IOPTE_PP_W 0x8000000000000000ul /* protection: write */ | |
104 | #define IOPTE_PP_R 0x4000000000000000ul /* protection: read */ | |
105 | #define IOPTE_M 0x2000000000000000ul /* coherency required */ | |
106 | #define IOPTE_SO_R 0x1000000000000000ul /* ordering: writes */ | |
107 | #define IOPTE_SO_RW 0x1800000000000000ul /* ordering: r & w */ | |
108 | #define IOPTE_RPN_Mask 0x07fffffffffff000ul /* RPN */ | |
109 | #define IOPTE_H 0x0000000000000800ul /* cache hint */ | |
110 | #define IOPTE_IOID_Mask 0x00000000000007fful /* ioid */ | |
111 | ||
112 | ||
113 | /* IOMMU sizing */ | |
114 | #define IO_SEGMENT_SHIFT 28 | |
115 | #define IO_PAGENO_BITS (IO_SEGMENT_SHIFT - IOMMU_PAGE_SHIFT) | |
116 | ||
117 | /* The high bit needs to be set on every DMA address */ | |
118 | #define SPIDER_DMA_OFFSET 0x80000000ul | |
119 | ||
120 | struct iommu_window { | |
121 | struct list_head list; | |
122 | struct cbe_iommu *iommu; | |
123 | unsigned long offset; | |
124 | unsigned long size; | |
125 | unsigned long pte_offset; | |
126 | unsigned int ioid; | |
127 | struct iommu_table table; | |
128 | }; | |
ae209cf1 | 129 | |
165785e5 JK |
130 | #define NAMESIZE 8 |
131 | struct cbe_iommu { | |
132 | int nid; | |
133 | char name[NAMESIZE]; | |
134 | void __iomem *xlate_regs; | |
135 | void __iomem *cmd_regs; | |
136 | unsigned long *stab; | |
137 | unsigned long *ptab; | |
138 | void *pad_page; | |
139 | struct list_head windows; | |
140 | }; | |
ae209cf1 | 141 | |
165785e5 JK |
142 | /* Static array of iommus, one per node |
143 | * each contains a list of windows, keyed from dma_window property | |
144 | * - on bus setup, look for a matching window, or create one | |
145 | * - on dev setup, assign iommu_table ptr | |
146 | */ | |
147 | static struct cbe_iommu iommus[NR_IOMMUS]; | |
148 | static int cbe_nr_iommus; | |
ae209cf1 | 149 | |
165785e5 JK |
150 | static void invalidate_tce_cache(struct cbe_iommu *iommu, unsigned long *pte, |
151 | long n_ptes) | |
ae209cf1 | 152 | { |
9340b0d3 AV |
153 | unsigned long __iomem *reg; |
154 | unsigned long val; | |
165785e5 | 155 | long n; |
ae209cf1 | 156 | |
165785e5 | 157 | reg = iommu->xlate_regs + IOC_IOPT_CacheInvd; |
ae209cf1 | 158 | |
165785e5 JK |
159 | while (n_ptes > 0) { |
160 | /* we can invalidate up to 1 << 11 PTEs at once */ | |
161 | n = min(n_ptes, 1l << 11); | |
162 | val = (((n /*- 1*/) << 53) & IOC_IOPT_CacheInvd_NE_Mask) | |
163 | | (__pa(pte) & IOC_IOPT_CacheInvd_IOPTE_Mask) | |
164 | | IOC_IOPT_CacheInvd_Busy; | |
ae209cf1 | 165 | |
165785e5 JK |
166 | out_be64(reg, val); |
167 | while (in_be64(reg) & IOC_IOPT_CacheInvd_Busy) | |
168 | ; | |
ae209cf1 | 169 | |
165785e5 JK |
170 | n_ptes -= n; |
171 | pte += n; | |
172 | } | |
ae209cf1 AB |
173 | } |
174 | ||
165785e5 JK |
175 | static void tce_build_cell(struct iommu_table *tbl, long index, long npages, |
176 | unsigned long uaddr, enum dma_data_direction direction) | |
ae209cf1 | 177 | { |
165785e5 JK |
178 | int i; |
179 | unsigned long *io_pte, base_pte; | |
180 | struct iommu_window *window = | |
181 | container_of(tbl, struct iommu_window, table); | |
182 | ||
183 | /* implementing proper protection causes problems with the spidernet | |
184 | * driver - check mapping directions later, but allow read & write by | |
185 | * default for now.*/ | |
186 | #ifdef CELL_IOMMU_STRICT_PROTECTION | |
187 | /* to avoid referencing a global, we use a trick here to setup the | |
188 | * protection bit. "prot" is setup to be 3 fields of 4 bits apprended | |
189 | * together for each of the 3 supported direction values. It is then | |
190 | * shifted left so that the fields matching the desired direction | |
191 | * lands on the appropriate bits, and other bits are masked out. | |
192 | */ | |
193 | const unsigned long prot = 0xc48; | |
194 | base_pte = | |
195 | ((prot << (52 + 4 * direction)) & (IOPTE_PP_W | IOPTE_PP_R)) | |
196 | | IOPTE_M | IOPTE_SO_RW | (window->ioid & IOPTE_IOID_Mask); | |
197 | #else | |
198 | base_pte = IOPTE_PP_W | IOPTE_PP_R | IOPTE_M | IOPTE_SO_RW | | |
199 | (window->ioid & IOPTE_IOID_Mask); | |
200 | #endif | |
201 | ||
202 | io_pte = (unsigned long *)tbl->it_base + (index - window->pte_offset); | |
203 | ||
204 | for (i = 0; i < npages; i++, uaddr += IOMMU_PAGE_SIZE) | |
205 | io_pte[i] = base_pte | (__pa(uaddr) & IOPTE_RPN_Mask); | |
206 | ||
207 | mb(); | |
208 | ||
209 | invalidate_tce_cache(window->iommu, io_pte, npages); | |
210 | ||
211 | pr_debug("tce_build_cell(index=%lx,n=%lx,dir=%d,base_pte=%lx)\n", | |
212 | index, npages, direction, base_pte); | |
ae209cf1 AB |
213 | } |
214 | ||
165785e5 | 215 | static void tce_free_cell(struct iommu_table *tbl, long index, long npages) |
ae209cf1 | 216 | { |
ae209cf1 | 217 | |
165785e5 JK |
218 | int i; |
219 | unsigned long *io_pte, pte; | |
220 | struct iommu_window *window = | |
221 | container_of(tbl, struct iommu_window, table); | |
ae209cf1 | 222 | |
165785e5 | 223 | pr_debug("tce_free_cell(index=%lx,n=%lx)\n", index, npages); |
ae209cf1 | 224 | |
165785e5 JK |
225 | #ifdef CELL_IOMMU_REAL_UNMAP |
226 | pte = 0; | |
227 | #else | |
228 | /* spider bridge does PCI reads after freeing - insert a mapping | |
229 | * to a scratch page instead of an invalid entry */ | |
230 | pte = IOPTE_PP_R | IOPTE_M | IOPTE_SO_RW | __pa(window->iommu->pad_page) | |
231 | | (window->ioid & IOPTE_IOID_Mask); | |
232 | #endif | |
ae209cf1 | 233 | |
165785e5 | 234 | io_pte = (unsigned long *)tbl->it_base + (index - window->pte_offset); |
ae209cf1 | 235 | |
165785e5 JK |
236 | for (i = 0; i < npages; i++) |
237 | io_pte[i] = pte; | |
238 | ||
239 | mb(); | |
ae209cf1 | 240 | |
165785e5 | 241 | invalidate_tce_cache(window->iommu, io_pte, npages); |
ae209cf1 AB |
242 | } |
243 | ||
165785e5 | 244 | static irqreturn_t ioc_interrupt(int irq, void *data) |
ae209cf1 | 245 | { |
165785e5 JK |
246 | unsigned long stat; |
247 | struct cbe_iommu *iommu = data; | |
248 | ||
249 | stat = in_be64(iommu->xlate_regs + IOC_IO_ExcpStat); | |
250 | ||
251 | /* Might want to rate limit it */ | |
252 | printk(KERN_ERR "iommu: DMA exception 0x%016lx\n", stat); | |
253 | printk(KERN_ERR " V=%d, SPF=[%c%c], RW=%s, IOID=0x%04x\n", | |
254 | !!(stat & IOC_IO_ExcpStat_V), | |
255 | (stat & IOC_IO_ExcpStat_SPF_S) ? 'S' : ' ', | |
256 | (stat & IOC_IO_ExcpStat_SPF_P) ? 'P' : ' ', | |
257 | (stat & IOC_IO_ExcpStat_RW_Mask) ? "Read" : "Write", | |
258 | (unsigned int)(stat & IOC_IO_ExcpStat_IOID_Mask)); | |
259 | printk(KERN_ERR " page=0x%016lx\n", | |
260 | stat & IOC_IO_ExcpStat_ADDR_Mask); | |
261 | ||
262 | /* clear interrupt */ | |
263 | stat &= ~IOC_IO_ExcpStat_V; | |
264 | out_be64(iommu->xlate_regs + IOC_IO_ExcpStat, stat); | |
265 | ||
266 | return IRQ_HANDLED; | |
ae209cf1 AB |
267 | } |
268 | ||
165785e5 | 269 | static int cell_iommu_find_ioc(int nid, unsigned long *base) |
ae209cf1 | 270 | { |
165785e5 JK |
271 | struct device_node *np; |
272 | struct resource r; | |
273 | ||
274 | *base = 0; | |
275 | ||
276 | /* First look for new style /be nodes */ | |
277 | for_each_node_by_name(np, "ioc") { | |
278 | if (of_node_to_nid(np) != nid) | |
279 | continue; | |
280 | if (of_address_to_resource(np, 0, &r)) { | |
281 | printk(KERN_ERR "iommu: can't get address for %s\n", | |
282 | np->full_name); | |
283 | continue; | |
284 | } | |
285 | *base = r.start; | |
286 | of_node_put(np); | |
287 | return 0; | |
288 | } | |
289 | ||
290 | /* Ok, let's try the old way */ | |
291 | for_each_node_by_type(np, "cpu") { | |
292 | const unsigned int *nidp; | |
293 | const unsigned long *tmp; | |
294 | ||
e2eb6392 | 295 | nidp = of_get_property(np, "node-id", NULL); |
165785e5 | 296 | if (nidp && *nidp == nid) { |
e2eb6392 | 297 | tmp = of_get_property(np, "ioc-translation", NULL); |
165785e5 JK |
298 | if (tmp) { |
299 | *base = *tmp; | |
300 | of_node_put(np); | |
301 | return 0; | |
302 | } | |
303 | } | |
304 | } | |
ae209cf1 | 305 | |
165785e5 | 306 | return -ENODEV; |
ae209cf1 AB |
307 | } |
308 | ||
7fc67afc | 309 | static void cell_iommu_setup_page_tables(struct cbe_iommu *iommu, |
41347917 ME |
310 | unsigned long dbase, unsigned long dsize, |
311 | unsigned long fbase, unsigned long fsize) | |
ae209cf1 | 312 | { |
165785e5 | 313 | struct page *page; |
7fc67afc | 314 | int i; |
3ca6644e | 315 | unsigned long reg, segments, pages_per_segment, ptab_size, stab_size, |
41347917 | 316 | n_pte_pages, base; |
165785e5 | 317 | |
41347917 ME |
318 | base = dbase; |
319 | if (fsize != 0) | |
320 | base = min(fbase, dbase); | |
321 | ||
322 | segments = max(dbase + dsize, fbase + fsize) >> IO_SEGMENT_SHIFT; | |
165785e5 JK |
323 | pages_per_segment = 1ull << IO_PAGENO_BITS; |
324 | ||
325 | pr_debug("%s: iommu[%d]: segments: %lu, pages per segment: %lu\n", | |
326 | __FUNCTION__, iommu->nid, segments, pages_per_segment); | |
327 | ||
328 | /* set up the segment table */ | |
3ca6644e ME |
329 | stab_size = segments * sizeof(unsigned long); |
330 | page = alloc_pages_node(iommu->nid, GFP_KERNEL, get_order(stab_size)); | |
165785e5 JK |
331 | BUG_ON(!page); |
332 | iommu->stab = page_address(page); | |
333 | clear_page(iommu->stab); | |
334 | ||
335 | /* ... and the page tables. Since these are contiguous, we can treat | |
336 | * the page tables as one array of ptes, like pSeries does. | |
337 | */ | |
338 | ptab_size = segments * pages_per_segment * sizeof(unsigned long); | |
339 | pr_debug("%s: iommu[%d]: ptab_size: %lu, order: %d\n", __FUNCTION__, | |
340 | iommu->nid, ptab_size, get_order(ptab_size)); | |
341 | page = alloc_pages_node(iommu->nid, GFP_KERNEL, get_order(ptab_size)); | |
342 | BUG_ON(!page); | |
343 | ||
344 | iommu->ptab = page_address(page); | |
345 | memset(iommu->ptab, 0, ptab_size); | |
346 | ||
347 | /* allocate a bogus page for the end of each mapping */ | |
348 | page = alloc_pages_node(iommu->nid, GFP_KERNEL, 0); | |
349 | BUG_ON(!page); | |
350 | iommu->pad_page = page_address(page); | |
351 | clear_page(iommu->pad_page); | |
352 | ||
353 | /* number of pages needed for a page table */ | |
354 | n_pte_pages = (pages_per_segment * | |
355 | sizeof(unsigned long)) >> IOMMU_PAGE_SHIFT; | |
356 | ||
357 | pr_debug("%s: iommu[%d]: stab at %p, ptab at %p, n_pte_pages: %lu\n", | |
358 | __FUNCTION__, iommu->nid, iommu->stab, iommu->ptab, | |
359 | n_pte_pages); | |
360 | ||
361 | /* initialise the STEs */ | |
362 | reg = IOSTE_V | ((n_pte_pages - 1) << 5); | |
363 | ||
364 | if (IOMMU_PAGE_SIZE == 0x1000) | |
365 | reg |= IOSTE_PS_4K; | |
366 | else if (IOMMU_PAGE_SIZE == 0x10000) | |
367 | reg |= IOSTE_PS_64K; | |
368 | else { | |
369 | extern void __unknown_page_size_error(void); | |
370 | __unknown_page_size_error(); | |
371 | } | |
ae209cf1 | 372 | |
165785e5 | 373 | pr_debug("Setting up IOMMU stab:\n"); |
41347917 | 374 | for (i = base >> IO_SEGMENT_SHIFT; i < segments; i++) { |
165785e5 JK |
375 | iommu->stab[i] = reg | |
376 | (__pa(iommu->ptab) + n_pte_pages * IOMMU_PAGE_SIZE * i); | |
377 | pr_debug("\t[%d] 0x%016lx\n", i, iommu->stab[i]); | |
378 | } | |
7fc67afc ME |
379 | } |
380 | ||
381 | static void cell_iommu_enable_hardware(struct cbe_iommu *iommu) | |
382 | { | |
383 | int ret; | |
384 | unsigned long reg, xlate_base; | |
385 | unsigned int virq; | |
386 | ||
387 | if (cell_iommu_find_ioc(iommu->nid, &xlate_base)) | |
388 | panic("%s: missing IOC register mappings for node %d\n", | |
389 | __FUNCTION__, iommu->nid); | |
390 | ||
391 | iommu->xlate_regs = ioremap(xlate_base, IOC_Reg_Size); | |
392 | iommu->cmd_regs = iommu->xlate_regs + IOC_IOCmd_Offset; | |
165785e5 JK |
393 | |
394 | /* ensure that the STEs have updated */ | |
395 | mb(); | |
396 | ||
397 | /* setup interrupts for the iommu. */ | |
398 | reg = in_be64(iommu->xlate_regs + IOC_IO_ExcpStat); | |
399 | out_be64(iommu->xlate_regs + IOC_IO_ExcpStat, | |
400 | reg & ~IOC_IO_ExcpStat_V); | |
401 | out_be64(iommu->xlate_regs + IOC_IO_ExcpMask, | |
402 | IOC_IO_ExcpMask_PFE | IOC_IO_ExcpMask_SFE); | |
403 | ||
404 | virq = irq_create_mapping(NULL, | |
405 | IIC_IRQ_IOEX_ATI | (iommu->nid << IIC_IRQ_NODE_SHIFT)); | |
406 | BUG_ON(virq == NO_IRQ); | |
407 | ||
408 | ret = request_irq(virq, ioc_interrupt, IRQF_DISABLED, | |
409 | iommu->name, iommu); | |
410 | BUG_ON(ret); | |
49d65b3a | 411 | |
165785e5 JK |
412 | /* set the IOC segment table origin register (and turn on the iommu) */ |
413 | reg = IOC_IOST_Origin_E | __pa(iommu->stab) | IOC_IOST_Origin_HW; | |
414 | out_be64(iommu->xlate_regs + IOC_IOST_Origin, reg); | |
415 | in_be64(iommu->xlate_regs + IOC_IOST_Origin); | |
ae209cf1 | 416 | |
165785e5 JK |
417 | /* turn on IO translation */ |
418 | reg = in_be64(iommu->cmd_regs + IOC_IOCmd_Cfg) | IOC_IOCmd_Cfg_TE; | |
419 | out_be64(iommu->cmd_regs + IOC_IOCmd_Cfg, reg); | |
420 | } | |
421 | ||
7fc67afc ME |
422 | static void cell_iommu_setup_hardware(struct cbe_iommu *iommu, |
423 | unsigned long base, unsigned long size) | |
424 | { | |
41347917 | 425 | cell_iommu_setup_page_tables(iommu, base, size, 0, 0); |
7fc67afc ME |
426 | cell_iommu_enable_hardware(iommu); |
427 | } | |
428 | ||
165785e5 JK |
429 | #if 0/* Unused for now */ |
430 | static struct iommu_window *find_window(struct cbe_iommu *iommu, | |
431 | unsigned long offset, unsigned long size) | |
ae209cf1 | 432 | { |
165785e5 | 433 | struct iommu_window *window; |
ae209cf1 | 434 | |
165785e5 JK |
435 | /* todo: check for overlapping (but not equal) windows) */ |
436 | ||
437 | list_for_each_entry(window, &(iommu->windows), list) { | |
438 | if (window->offset == offset && window->size == size) | |
439 | return window; | |
49d65b3a | 440 | } |
165785e5 JK |
441 | |
442 | return NULL; | |
49d65b3a | 443 | } |
165785e5 | 444 | #endif |
ae209cf1 | 445 | |
c96b5126 ME |
446 | static inline u32 cell_iommu_get_ioid(struct device_node *np) |
447 | { | |
448 | const u32 *ioid; | |
449 | ||
450 | ioid = of_get_property(np, "ioid", NULL); | |
451 | if (ioid == NULL) { | |
452 | printk(KERN_WARNING "iommu: missing ioid for %s using 0\n", | |
453 | np->full_name); | |
454 | return 0; | |
455 | } | |
456 | ||
457 | return *ioid; | |
458 | } | |
459 | ||
165785e5 JK |
460 | static struct iommu_window * __init |
461 | cell_iommu_setup_window(struct cbe_iommu *iommu, struct device_node *np, | |
462 | unsigned long offset, unsigned long size, | |
463 | unsigned long pte_offset) | |
49d65b3a | 464 | { |
165785e5 | 465 | struct iommu_window *window; |
c96b5126 | 466 | u32 ioid; |
ae209cf1 | 467 | |
c96b5126 | 468 | ioid = cell_iommu_get_ioid(np); |
165785e5 JK |
469 | |
470 | window = kmalloc_node(sizeof(*window), GFP_KERNEL, iommu->nid); | |
471 | BUG_ON(window == NULL); | |
472 | ||
473 | window->offset = offset; | |
474 | window->size = size; | |
c96b5126 | 475 | window->ioid = ioid; |
165785e5 JK |
476 | window->iommu = iommu; |
477 | window->pte_offset = pte_offset; | |
478 | ||
479 | window->table.it_blocksize = 16; | |
480 | window->table.it_base = (unsigned long)iommu->ptab; | |
481 | window->table.it_index = iommu->nid; | |
482 | window->table.it_offset = (offset >> IOMMU_PAGE_SHIFT) + | |
483 | window->pte_offset; | |
484 | window->table.it_size = size >> IOMMU_PAGE_SHIFT; | |
485 | ||
486 | iommu_init_table(&window->table, iommu->nid); | |
487 | ||
488 | pr_debug("\tioid %d\n", window->ioid); | |
489 | pr_debug("\tblocksize %ld\n", window->table.it_blocksize); | |
490 | pr_debug("\tbase 0x%016lx\n", window->table.it_base); | |
491 | pr_debug("\toffset 0x%lx\n", window->table.it_offset); | |
492 | pr_debug("\tsize %ld\n", window->table.it_size); | |
493 | ||
494 | list_add(&window->list, &iommu->windows); | |
495 | ||
496 | if (offset != 0) | |
497 | return window; | |
498 | ||
499 | /* We need to map and reserve the first IOMMU page since it's used | |
500 | * by the spider workaround. In theory, we only need to do that when | |
501 | * running on spider but it doesn't really matter. | |
502 | * | |
503 | * This code also assumes that we have a window that starts at 0, | |
504 | * which is the case on all spider based blades. | |
505 | */ | |
506 | __set_bit(0, window->table.it_map); | |
507 | tce_build_cell(&window->table, window->table.it_offset, 1, | |
508 | (unsigned long)iommu->pad_page, DMA_TO_DEVICE); | |
509 | window->table.it_hint = window->table.it_blocksize; | |
510 | ||
511 | return window; | |
512 | } | |
ae209cf1 | 513 | |
165785e5 JK |
514 | static struct cbe_iommu *cell_iommu_for_node(int nid) |
515 | { | |
516 | int i; | |
49d65b3a | 517 | |
165785e5 JK |
518 | for (i = 0; i < cbe_nr_iommus; i++) |
519 | if (iommus[i].nid == nid) | |
520 | return &iommus[i]; | |
521 | return NULL; | |
522 | } | |
49d65b3a | 523 | |
f5d67bd5 ME |
524 | static unsigned long cell_dma_direct_offset; |
525 | ||
86865771 | 526 | static void cell_dma_dev_setup_iommu(struct device *dev) |
165785e5 JK |
527 | { |
528 | struct iommu_window *window; | |
529 | struct cbe_iommu *iommu; | |
530 | struct dev_archdata *archdata = &dev->archdata; | |
531 | ||
165785e5 JK |
532 | /* Current implementation uses the first window available in that |
533 | * node's iommu. We -might- do something smarter later though it may | |
534 | * never be necessary | |
535 | */ | |
536 | iommu = cell_iommu_for_node(archdata->numa_node); | |
537 | if (iommu == NULL || list_empty(&iommu->windows)) { | |
538 | printk(KERN_ERR "iommu: missing iommu for %s (node %d)\n", | |
539 | archdata->of_node ? archdata->of_node->full_name : "?", | |
540 | archdata->numa_node); | |
541 | return; | |
542 | } | |
543 | window = list_entry(iommu->windows.next, struct iommu_window, list); | |
49d65b3a | 544 | |
165785e5 | 545 | archdata->dma_data = &window->table; |
49d65b3a JO |
546 | } |
547 | ||
86865771 ME |
548 | static void cell_dma_dev_setup(struct device *dev) |
549 | { | |
550 | struct dev_archdata *archdata = &dev->archdata; | |
551 | ||
552 | if (get_pci_dma_ops() == &dma_iommu_ops) | |
553 | cell_dma_dev_setup_iommu(dev); | |
554 | else if (get_pci_dma_ops() == &dma_direct_ops) | |
555 | archdata->dma_data = (void *)cell_dma_direct_offset; | |
556 | else | |
557 | BUG(); | |
558 | } | |
559 | ||
165785e5 | 560 | static void cell_pci_dma_dev_setup(struct pci_dev *dev) |
49d65b3a | 561 | { |
165785e5 JK |
562 | cell_dma_dev_setup(&dev->dev); |
563 | } | |
49d65b3a | 564 | |
165785e5 JK |
565 | static int cell_of_bus_notify(struct notifier_block *nb, unsigned long action, |
566 | void *data) | |
567 | { | |
568 | struct device *dev = data; | |
49d65b3a | 569 | |
165785e5 JK |
570 | /* We are only intereted in device addition */ |
571 | if (action != BUS_NOTIFY_ADD_DEVICE) | |
572 | return 0; | |
49d65b3a | 573 | |
165785e5 | 574 | /* We use the PCI DMA ops */ |
57190708 | 575 | dev->archdata.dma_ops = get_pci_dma_ops(); |
49d65b3a | 576 | |
165785e5 | 577 | cell_dma_dev_setup(dev); |
49d65b3a | 578 | |
165785e5 JK |
579 | return 0; |
580 | } | |
49d65b3a | 581 | |
165785e5 JK |
582 | static struct notifier_block cell_of_bus_notifier = { |
583 | .notifier_call = cell_of_bus_notify | |
584 | }; | |
49d65b3a | 585 | |
165785e5 JK |
586 | static int __init cell_iommu_get_window(struct device_node *np, |
587 | unsigned long *base, | |
588 | unsigned long *size) | |
589 | { | |
590 | const void *dma_window; | |
591 | unsigned long index; | |
49d65b3a | 592 | |
165785e5 | 593 | /* Use ibm,dma-window if available, else, hard code ! */ |
e2eb6392 | 594 | dma_window = of_get_property(np, "ibm,dma-window", NULL); |
165785e5 JK |
595 | if (dma_window == NULL) { |
596 | *base = 0; | |
597 | *size = 0x80000000u; | |
598 | return -ENODEV; | |
599 | } | |
49d65b3a | 600 | |
165785e5 | 601 | of_parse_dma_window(np, dma_window, &index, base, size); |
49d65b3a | 602 | return 0; |
ae209cf1 AB |
603 | } |
604 | ||
209bfbb4 | 605 | static struct cbe_iommu * __init cell_iommu_alloc(struct device_node *np) |
49d65b3a | 606 | { |
165785e5 | 607 | struct cbe_iommu *iommu; |
165785e5 JK |
608 | int nid, i; |
609 | ||
610 | /* Get node ID */ | |
611 | nid = of_node_to_nid(np); | |
612 | if (nid < 0) { | |
613 | printk(KERN_ERR "iommu: failed to get node for %s\n", | |
614 | np->full_name); | |
209bfbb4 | 615 | return NULL; |
165785e5 JK |
616 | } |
617 | pr_debug("iommu: setting up iommu for node %d (%s)\n", | |
618 | nid, np->full_name); | |
619 | ||
620 | /* XXX todo: If we can have multiple windows on the same IOMMU, which | |
621 | * isn't the case today, we probably want here to check wether the | |
622 | * iommu for that node is already setup. | |
623 | * However, there might be issue with getting the size right so let's | |
624 | * ignore that for now. We might want to completely get rid of the | |
625 | * multiple window support since the cell iommu supports per-page ioids | |
626 | */ | |
627 | ||
628 | if (cbe_nr_iommus >= NR_IOMMUS) { | |
629 | printk(KERN_ERR "iommu: too many IOMMUs detected ! (%s)\n", | |
630 | np->full_name); | |
209bfbb4 | 631 | return NULL; |
165785e5 JK |
632 | } |
633 | ||
634 | /* Init base fields */ | |
635 | i = cbe_nr_iommus++; | |
636 | iommu = &iommus[i]; | |
9340b0d3 | 637 | iommu->stab = NULL; |
165785e5 JK |
638 | iommu->nid = nid; |
639 | snprintf(iommu->name, sizeof(iommu->name), "iommu%d", i); | |
640 | INIT_LIST_HEAD(&iommu->windows); | |
49d65b3a | 641 | |
209bfbb4 ME |
642 | return iommu; |
643 | } | |
644 | ||
645 | static void __init cell_iommu_init_one(struct device_node *np, | |
646 | unsigned long offset) | |
647 | { | |
648 | struct cbe_iommu *iommu; | |
649 | unsigned long base, size; | |
650 | ||
651 | iommu = cell_iommu_alloc(np); | |
652 | if (!iommu) | |
653 | return; | |
654 | ||
165785e5 JK |
655 | /* Obtain a window for it */ |
656 | cell_iommu_get_window(np, &base, &size); | |
49d65b3a | 657 | |
165785e5 JK |
658 | pr_debug("\ttranslating window 0x%lx...0x%lx\n", |
659 | base, base + size - 1); | |
49d65b3a | 660 | |
165785e5 | 661 | /* Initialize the hardware */ |
7fc67afc | 662 | cell_iommu_setup_hardware(iommu, base, size); |
49d65b3a | 663 | |
165785e5 JK |
664 | /* Setup the iommu_table */ |
665 | cell_iommu_setup_window(iommu, np, base, size, | |
666 | offset >> IOMMU_PAGE_SHIFT); | |
667 | } | |
49d65b3a | 668 | |
165785e5 JK |
669 | static void __init cell_disable_iommus(void) |
670 | { | |
671 | int node; | |
672 | unsigned long base, val; | |
673 | void __iomem *xregs, *cregs; | |
674 | ||
675 | /* Make sure IOC translation is disabled on all nodes */ | |
676 | for_each_online_node(node) { | |
677 | if (cell_iommu_find_ioc(node, &base)) | |
678 | continue; | |
679 | xregs = ioremap(base, IOC_Reg_Size); | |
680 | if (xregs == NULL) | |
681 | continue; | |
682 | cregs = xregs + IOC_IOCmd_Offset; | |
683 | ||
684 | pr_debug("iommu: cleaning up iommu on node %d\n", node); | |
685 | ||
686 | out_be64(xregs + IOC_IOST_Origin, 0); | |
687 | (void)in_be64(xregs + IOC_IOST_Origin); | |
688 | val = in_be64(cregs + IOC_IOCmd_Cfg); | |
689 | val &= ~IOC_IOCmd_Cfg_TE; | |
690 | out_be64(cregs + IOC_IOCmd_Cfg, val); | |
691 | (void)in_be64(cregs + IOC_IOCmd_Cfg); | |
692 | ||
693 | iounmap(xregs); | |
694 | } | |
695 | } | |
49d65b3a | 696 | |
165785e5 JK |
697 | static int __init cell_iommu_init_disabled(void) |
698 | { | |
699 | struct device_node *np = NULL; | |
700 | unsigned long base = 0, size; | |
49d65b3a | 701 | |
165785e5 | 702 | /* When no iommu is present, we use direct DMA ops */ |
98747770 | 703 | set_pci_dma_ops(&dma_direct_ops); |
49d65b3a | 704 | |
165785e5 JK |
705 | /* First make sure all IOC translation is turned off */ |
706 | cell_disable_iommus(); | |
707 | ||
708 | /* If we have no Axon, we set up the spider DMA magic offset */ | |
709 | if (of_find_node_by_name(NULL, "axon") == NULL) | |
f5d67bd5 | 710 | cell_dma_direct_offset = SPIDER_DMA_OFFSET; |
165785e5 JK |
711 | |
712 | /* Now we need to check to see where the memory is mapped | |
713 | * in PCI space. We assume that all busses use the same dma | |
714 | * window which is always the case so far on Cell, thus we | |
715 | * pick up the first pci-internal node we can find and check | |
716 | * the DMA window from there. | |
717 | */ | |
718 | for_each_node_by_name(np, "axon") { | |
719 | if (np->parent == NULL || np->parent->parent != NULL) | |
720 | continue; | |
721 | if (cell_iommu_get_window(np, &base, &size) == 0) | |
722 | break; | |
723 | } | |
724 | if (np == NULL) { | |
725 | for_each_node_by_name(np, "pci-internal") { | |
726 | if (np->parent == NULL || np->parent->parent != NULL) | |
727 | continue; | |
728 | if (cell_iommu_get_window(np, &base, &size) == 0) | |
729 | break; | |
730 | } | |
731 | } | |
732 | of_node_put(np); | |
733 | ||
734 | /* If we found a DMA window, we check if it's big enough to enclose | |
735 | * all of physical memory. If not, we force enable IOMMU | |
736 | */ | |
737 | if (np && size < lmb_end_of_DRAM()) { | |
738 | printk(KERN_WARNING "iommu: force-enabled, dma window" | |
739 | " (%ldMB) smaller than total memory (%ldMB)\n", | |
740 | size >> 20, lmb_end_of_DRAM() >> 20); | |
741 | return -ENODEV; | |
49d65b3a JO |
742 | } |
743 | ||
f5d67bd5 | 744 | cell_dma_direct_offset += base; |
165785e5 | 745 | |
f5d67bd5 | 746 | if (cell_dma_direct_offset != 0) |
110f95c9 ME |
747 | ppc_md.pci_dma_dev_setup = cell_pci_dma_dev_setup; |
748 | ||
165785e5 | 749 | printk("iommu: disabled, direct DMA offset is 0x%lx\n", |
f5d67bd5 | 750 | cell_dma_direct_offset); |
165785e5 JK |
751 | |
752 | return 0; | |
49d65b3a JO |
753 | } |
754 | ||
165785e5 | 755 | static int __init cell_iommu_init(void) |
ae209cf1 | 756 | { |
165785e5 JK |
757 | struct device_node *np; |
758 | ||
165785e5 JK |
759 | /* If IOMMU is disabled or we have little enough RAM to not need |
760 | * to enable it, we setup a direct mapping. | |
761 | * | |
762 | * Note: should we make sure we have the IOMMU actually disabled ? | |
763 | */ | |
764 | if (iommu_is_off || | |
765 | (!iommu_force_on && lmb_end_of_DRAM() <= 0x80000000ull)) | |
766 | if (cell_iommu_init_disabled() == 0) | |
767 | goto bail; | |
768 | ||
769 | /* Setup various ppc_md. callbacks */ | |
770 | ppc_md.pci_dma_dev_setup = cell_pci_dma_dev_setup; | |
771 | ppc_md.tce_build = tce_build_cell; | |
772 | ppc_md.tce_free = tce_free_cell; | |
773 | ||
774 | /* Create an iommu for each /axon node. */ | |
775 | for_each_node_by_name(np, "axon") { | |
776 | if (np->parent == NULL || np->parent->parent != NULL) | |
777 | continue; | |
778 | cell_iommu_init_one(np, 0); | |
49d65b3a | 779 | } |
ae209cf1 | 780 | |
165785e5 JK |
781 | /* Create an iommu for each toplevel /pci-internal node for |
782 | * old hardware/firmware | |
783 | */ | |
784 | for_each_node_by_name(np, "pci-internal") { | |
785 | if (np->parent == NULL || np->parent->parent != NULL) | |
786 | continue; | |
787 | cell_iommu_init_one(np, SPIDER_DMA_OFFSET); | |
788 | } | |
789 | ||
790 | /* Setup default PCI iommu ops */ | |
98747770 | 791 | set_pci_dma_ops(&dma_iommu_ops); |
165785e5 JK |
792 | |
793 | bail: | |
794 | /* Register callbacks on OF platform device addition/removal | |
795 | * to handle linking them to the right DMA operations | |
796 | */ | |
797 | bus_register_notifier(&of_platform_bus_type, &cell_of_bus_notifier); | |
798 | ||
799 | return 0; | |
ae209cf1 | 800 | } |
e25c47ff GL |
801 | machine_arch_initcall(cell, cell_iommu_init); |
802 | machine_arch_initcall(celleb_native, cell_iommu_init); | |
165785e5 | 803 |